TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device)

TCD1500C

The TCD1500C is a high sensitive and low dark current 5340-elements linear image sensor. The sensor can be used for facsimile, imagescanner and OCR. The signal preprocessing circuit which is composed of Sample and Hold circuit and Pre-amplifier circuit. The device contains a row of 5340 photodiodes, which provide a 16 lines/mm (400DPI) across a A3 size paper and besides 24 lines/mm (600DPI) across a A4 size paper.



Number of Image Sensing Elements: 5340

• Image Sensing Element Size : 7μ m by 7μ m on 7μ m


centers

Photo Sensing Region : High sensitive pn photodiode

Clock : 2 phase

Internal Circuit : S/H circuit, Pre-Amplifier circuit

Package : 22 pin cerdip




Weight: 5.4g (Typ.)

MAXIMUM RATINGS (Note 1)

| CHARACTERISTIC | SYMBOL | RATING | UNIT |
|----------------------------------|------------------|-----------------|------|
| Clock Pulse Voltage | Vφ | , | V |
| Shift Pulse Voltage | V _{SH} | | V |
| Reset Pulse Voltage | V _{RS} | | V |
| Sample and Hold Pulse Voltage | V _{SP} | − 0.3~15 | V |
| Power Supply Voltage (Analog) | V _{AD} | | V |
| Power Supply Voltage (Driver) | V _{DD} | | ٧ |
| Operating Temperature | T _{opr} | - 25∼60 | °C |
| Storage Temperature | T _{stg} | -40∼100 | °C |

(Note 1) All voltage are with respect to SS and V_{SS} terminals (Ground).


PIN CONNECTIONS



961001EBA2

■ TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

CIRCUIT DIAGRAM



PIN NAMES

| Clock |
|---------------------------|
| Shift Gate |
| Reset Gate |
| Sample Hold Gate |
| Signal Output |
| Compensation Output |
| Power (Analog) |
| Power (Driver) |
| Ground (Analog) |
| Ground (Driver) |
| Final Clock Select Switch |
| Non Connection |
| |

961001EBA2'

The products described in this document are subject to foreign exchange and foreign trade control laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
The information contained herein is subject to change without notice.

OPTICAL / ELECTRICAL CHARACTERISTICS

(Ta = 25°C, V_{AD} = 12V, V_{DD} = 12V, V_{ϕ} = V_{SH} = V_{RS} = 5V (PULSE), f_{ϕ} = 0.5MHz, f_{RS} = 1MHz, t_{INT} (INTEGRATION TIME) = 10ms, LIGHT SOURCE = DAYLGIHT FLUORESCENT LAMP)

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT | NOTE |
|--------------------------------|------------------|--------------|------|------|----------|----------|
| Sensitivity | R | 3.8 | 4.8 | 5.8 | V / lx·s | |
| Photo Response Non Uniformity | PRNU | _ | _ | 10 | % | (Note 2) |
| | PRNU (3) | _ | 3 | 8 | mV | (Note 3) |
| Register Imbalance | RI | _ | _ | 3 | % | (Note 4) |
| Saturation Output Voltage | V _{SAT} | 1.0 | 1.5 | _ | V | (Note 5) |
| Saturation Exposure | SE | 0.17 | 0.3 | _ | lx∙s | (Note 6) |
| Dark Signal Voltage | V _{DRK} | _ | _ | 2 | mV | (Note 7) |
| Dark Signal Non Uniformity | DSNU | _ | _ | 3 | mV | (Note 7) |
| Analog Current Dissipation | I _{AD} | _ | _ | 20 | mA | |
| Driver Current Dissipation | ^I DD | _ | _ | 10 | mA | |
| Total Transfer Efficiency | TTE | 92 | _ | _ | % | |
| Output Impedance | ZO | - | 0.5 | 1 | kΩ | |
| Dynamic Range | DR | _ | 1500 | _ | | (Note 8) |
| DC Signal Output Voltage | Vos | 3.5 | 4.5 | 6.0 | V | (Note 9) |
| DC Compensation Output Voltage | V _{DOS} | 3.5 | 4.5 | 6.0 | ٧ | (Note 9) |
| DC Mismatch Voltage | VOS-VDOS | _ | _ | 100 | mV | |

(Note 2) Measured at 50% of SE (Typ.)

Definition of PRNU : PRNU = $\frac{\Delta \chi}{\overline{\chi}}$ × 100 (%)

Where $\overline{\chi}$ is average of total signal outputs and $\Delta \chi$ is the maximum deviation from $\overline{\chi}$ under uniform illumination.

(Note 3) PRNU (3) is defined as maximum voltage with next pixel, where measured 5% of SE (Typ.)

(Note 4) Measured at 50% of SE (Typ.)

RI is defined as follows:


RI =
$$\frac{\sum_{X=1}^{5339} |x_{N-x} + 1|}{5339 \times \overline{x}}$$
 × 100 (%)

Where χn and $\chi n+1$ are signal outputs of each pixel. $\overline{\chi}$ is average of total signal outputs.

(Note 5) V_{SAT} is defined as minimum saturation output voltage of all effective pixels.

(Note 6) Definition of SE : SE =
$$\frac{V_{SAT}}{R}$$
 (Ix·s)


(Note 7) V_{DRK} is defined as average dark signal voltage of all effective pixels. DSNU is defined as different voltage between V_{DRK} and V_{MDK} when V_{MDK} is maximum dark signal voltage.




(Note 8) Definition of DR : DR = $\frac{V_{SAT}}{V_{DRK}}$

 $V_{\mbox{\footnotesize{DRK}}}$ is proportional to $t_{\mbox{\footnotesize{INT}}}$ (Integration Time). So the shorter $t_{\mbox{\footnotesize{INT}}}$ condition makes wider DR value.

(Note 9) DC signal output voltage and DC compensation output voltage are defined as follows:






OPERATING CONDITION

| CHARACTERISTIC | | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--------------------------------|-----------|-----------------|------|------|------|------|
| Cleak Bulsa Valtaga | "H"Level | V | 4.5 | 5.0 | 5.5 | W |
| Clock Pulse Voltage | "L" Level | V_ϕ | 0 | _ | 0.5 | V |
| Shift Pulse Voltage | "H"Level | Maria | 4.5 | 5.0 | 5.5 | · v |
| | "L" Level | V _{SH} | 0 | _ | 0.5 | |
| Reset Pulse Voltage | "H"Level | V _{RS} | 4.5 | 5.0 | 5.5 | V |
| | "L" Level | | 0 | _ | 0.5 | |
| Sample and Hold Pulse Voltage | "H"Level | V _{SP} | 4.5 | 5.0 | 5.5 | ., |
| (Note 9) | "L" Level | | 0 | _ | 0.5 | V |
| Switch Voltage | "H"Level | Vsw | 4.5 | 5.0 | 5.5 | V |
| | "L" Level | | 0 | _ | 0.5 | |
| Power Supply Voltage (Analog) | • | V_{AD} | 11.4 | 12 | 13 | V |
| Power Supply Voltage ((Driver) | | V_{DD} | 11 | 12 | 13 | V |


(Note 9) Supply "H" level to SP terminal when sample-and-hold circuitry is not used.

CLOCK CHARACTERISTICS (Ta = 25°C)

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|----------------------------------|-----------------|------|------|------|------|
| Clock Pulse Frequency | f_{ϕ} | _ | 0.5 | 4.0 | MHz |
| Reset Pulse Frequency | f _{RS} | _ | 1 | 8.0 | MHz |
| Sample and Hold Pulse Frequency | f _{SP} | _ | 1 | 8.0 | MHz |
| Clock Capacitance | C_ϕ | _ | _ | 10 | pF |
| Final Stage Clock Capacitance | c_{ϕ} | | | 10 | pF |
| Shift Gate Capacitance | CSH | _ | _ | 10 | pF |
| Sample and Hold Gate Capacitance | CSP | _ | _ | 10 | рF |
| Switch Capacitance | CSW | | _ | 10 | pF |



TIMING REQUIREMENTS




| CHARACTERISTIC | SYMBOL | MIN. | TYP. (Note 10) | MAX. | UNIT |
|---------------------------------|----------|-----------------|-------------------|------|------|
| Pulse Timing of SH and ϕ 1 | t1, t5 | 60 (Note 12) | 1000 | | ns |
| SH Pulse Rise Time, Fall Time | t2, t4 | 0 | 50 | _ | ns |
| SH Pulse Width | t3 | 500 | 1000 | _ | ns |
| ϕ Rise Time, Fall Time | t6, t7 | 0 | 50 | _ | ns |
| RS Rise Time, Fall Time | t8, t10 | 0 | 20 | _ | ns |
| RS Pulse Width | t9 | 20 | 250 | _ | ns |
| Pulse Timing of ϕ and RS | t11 | 0 | 100 | _ | ns |
| SP Rise Time, Fall Time | t12, t14 | 10 | 100 | _ | ns |
| SP Pulse Width | t13 | 20 | 100 | _ | ns |
| Pulse Timing of SP and RS | t15 | 0 | 50 | _ | ns |
| Video Data Dalay Time (Note 11) | t16, t17 | _ | 75 | 90 | ns |
| Video Data Delay Time (Note 11) | t20 | _ | 65 | 75 | ns |
| Pulse Timing of ϕ and SP | t18 | 0 | 250 | _ | ns |
| Pulse Timing of SH and SP | t19 | 20 | 250 | _ | ns |


(Note 10) TYP. is the case of f_{RS} = 1MHz. (Note 11) Load Resistance is 100k $\Omega.$

(Note 12) MIN. is Ons, when DOS is not used.


TYPICAL PERFORMANCE CURVES




MODULATION TRANSFER FUNCTION OF X-DIRECTION




MODULATION TRANSFER FUNCTION OF Y-DIRECTION





TYPICAL PERFORMANCE CURVES (Cont'd)







TYPICAL PERFORMANCE CURVES (Cont'd)







TYPICAL DRIVE CIRCUIT



CAUTION

1. Window Glass

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N₂.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

3. Incident Light


CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.

OUTLINE DRAWING

WDIP22-C-400-2.54B (C)

Unit: mm



- (Note 1) No. 1 SENSOR ELEMENT (S1) TO EDGE OF PACKAGE.
- (Note 2) TOP OF CHIP TO BOTTOM OF PACKAGE.
- (Note 3) GLASS THICKNES (n = 1.5)

Weight: 5.4g (Typ.)