

MOS INTEGRATED CIRCUIT μ PD70136A

V33A™ 16-BIT MICROPROCESSOR

DESCRIPTION

The μ PD70136A (V33A) is a 16-bit, high-speed microprocessor whose instruction execution time is approximately four times faster than that for the μ PD70116 (V30TM). The μ PD70136A has the same instruction set as that for the μ PD70116 native mode. In addition, the μ PD70136A is provided with the address expansion function and bus sizing function.

In terms of exception processing, etc., the μ PD70136A is more compatible with the μ PD70116 (V30TM) when compared with the μ PD70136 (V33TM). Furthermore, a floating-point coprocessor is offered.

Details are given in the following manuals. Be sure to read when carrynig out design work.

- V33A User's Manuai : U10032E
- 16-bit V seriesTM User's Manual -Instruction : IEU-804 (O. D. No.)

FEATURES

- 125-ns minimum instruction execution time at 16MHz
- Address space
 - Normal address mode: 1M bytes
 - Expanded address mode: 16M bytes
- Bus sizing function (16-bit/8-bit selectable): Effective for both memory and I/O
- μPD70116 (native mode) software compatible
- Undefined instruction code exception trapping function
- High-speed multiplication/division instructions
 - 16-bit multiplication: 12 clocks (0.75 μs at 16MHz)
 - 16-bit division: 19 clocks (1.19 μ s at 16MHz)
- Bit field manipulation instruction
- Packed BCD operation instruction
- CMOS

The information in this document is subject to change without notice.

Document No. U10136EJ4V0DS00 (4th edition) Date Published September 1995 P Printed in Japan

The mark * shows the the major revised points.

■ 6427525 0086933 661 ■

© NEC Corporation 1995




ORDERING INFORMATION

Part number	Package	Clock frequency (MHz)
μPD70136AL-10	68-pin plastic QFJ (□950 mil)	10.0
μPD70136AL-12	68-pin plastic QFJ (□950 mil)	12.5
μPD70136AL-16	68-pin plastic QFJ (□950 mil)	16.0
μPD70136AR-12	68-pin ceramic PGA (seam welding)	12.5
μPD70136AR-16	68-pin ceramic PGA (seam welding)	16.0

PIN CONFIGURATIONS

68-Pin Plastic QFJ (top view)



Caution IC: Connect to GND.

68-Pin Ceramic PGA (top view)


				Bott	tom \	√iew					_	_				To	Vie	W				
	0	0	0	0	0	0	0	0	0		11											
0	0	0	0	0	0	0	0	0	0	0	10											
0	0								0	0	9											
0	0								0	0	8											
0	Ó								0	0	7				6		126	AR-1	2			
0	0								0	0	6							AR-1				
0	0								0	0	5				-							
0	0								0	0	4											
0	0								0	0	3											!
0	0	0	0	0	0	0	0	0	0	0	2											
1	0	0	0	0	0	0	0	0	0		1	<u>Q</u>										
L	к	J	Н	G	F	E	D	С	В	Α		A	В	С	D	E	F	G	Н	J	K	L
											<u> </u>	ndex	ma	rk								

No.	Name	No.	Name	No.	Name	No.	Name
A2	AEX	B 9	CLK	F10	Voo	K4	A12
АЗ	HLDAK	B10	D14	F11	GND	K5 .	A14
A4	READY	B11	D12	G1	A0	K6	GND
A 5	IC	C1	UBE	G2	A1	K7	A16
A 6	Voo	C2	BUSST1	G10	D5	К8	A18
A7	CPBUSY	C10	D11	G11	D4	К9	A20
A8	INT	C11	D10	H1	A2	K10	A23
A 9	D15	D1	BUSST0	H2	A3	K11	A22
A10	D13	D2	R/W	H10	D3	L2	A7
B1	BUSLOCK	D10	D9	H11	D2	L3	A9
B 2	BCYST	D11	D8	J1	A4 .	L4	A11
В3	BS8/BS16	E1	M/IO	J2	A5	L5	A13
B4	HLDRQ	E2	DSTB	J10	D1	L6	VDD
B5	RESET	E10	D7	J11	D0	L7	A15
В6	GND	E11	D6	K1	A6	L8	A17
B 7	IC	F1	GND	К2	A8	L9	A19
B8	NMI	F2	VDD	КЗ	A10	L10	A2 1

Caution IC: Connect to GND.

■ 6427525 0086936 370 ■

INTERNAL BLOCK DIAGRAM



■ 6427525 0086937 207 ■

CONTENTS

1.	PIN F	UNCTIONS	E
	1.1	PIN IDENTIFICATION	8
	1.2	PIN STATUS IN SPECIFIC STATUS	9
2.	REGI	STER CONFIGURATION	11
	2.1	PFP (PREFETCH POINTER)	11
	2.2	PQ (PREFETCH QUEUE)	11
	2.3	ODR (OPERAND DATA REGISTER)	11
	2.4	SEGMENT REGISTERS (PS, SS, DS0, DS1)	11
	2.5	ADM (ADDRESS MODIFIER)	12
	2.6	GENERAL-PURPOSE REGISTERS (AW, BW, CW, DW)	12
	2.7	POINTERS (SP, BP) AND INDEX REGISTER (IX, IY)	12
	2.8	TA/TB (TEMPORARY REGISTER/SHIFTER A/B)	13
	2.9	TC (TEMPORARY REGISTER C)	13
	2.10	ALU (ARITHMETIC LOGIC UNIT)	13
	2.11	PSW (PROGRAM STATUS WORD)	13
	2.12	LC (LOOP COUNTER)	14
		PC (PROGRAM COUNTER)	14
	2.14	EAG (EFFECTIVE ADDRESS GENERATOR)	14
3.	BUS	CYCLE	15
	3.1	TYPE OF BUS CYCLES	15
	3.2 ⁻	BUS TIMING	16
4.	ADDI	RESS SPACE EXPANSION FUNCTION	18
	4.1	OUTLINE	18
	4.2	EXPANSION ADDRESS MODE SETTING/RELEASE	19
	4.3	ADDRESS TRANSLATION METHOD	20
	4.4	ADDRESS TRANSLATION TABLE	21
	4.5	INTERNAL VO AREA	23
5.	DYN	AMIC BUS SIZING FUNCTION	24
6.	INCR	EASING INSTRUCTION EXECUTION SPEED	26
	6.1	DUAL DATA BUS METHOD	26
	6.2	EFFECTIVE ADDRESS GENERATOR	27
	6.3	16/32-BIT TEMPORARY REGISTER/SHIFTER (TA, TB)	27
	6.4	LOOP COUNTER (LC)	27
	6.5	PC AND PFP	27

7.	UNIQUE µPD70136A INSTRUCTIONS	28
	7.1 VARIABLE BIT FIELD MANIPULATION INSTRUCTIONS	28
	7.2 PACKED BCD OPERATION INSTRUCTIONS	29
	7.3 STACK MANIPULATION INSTRUCTIONS	31
	7.4 CHECK ARRAY BOUNDARY INSTRUCTION	. 37
	7.5 ADDRESS EXPANSION MODE CONTROL INSTRUCTIONS	38
	7.6 FLOATING-POINT OPERATION COPROCESSOR CONTROL INSTRUCTIONS	39
	7.7 UNDEFINED INSTRUCTION CODES	40
8.	INTERRUPT OPERATION	41
9.	INTERFACING TO THE µPD72291 FLOATING-POINT COPROCESSOR	44
10.	. RESET FUNCTION	48
11.	. STANDBY FUNCTION	48
12	2. INSTRUCTION SET	49
13	B. ELECTRICAL SPECIFICATIONS	. 80
14	PACKAGE DRAWINGS	. 102
15	S. RECOMMENDED SOLDERING CONDITIONS	. 104
AF	PPENDIX DIFFERENCES IN INSTRUCTION EXECUTION OPERATION	105



1. PIN FUNCTIONS

★ 1.1 PIN IDENTIFICATION

Symbol	Input/Output	Function	Processing of Unused Pins
CLK	Input	System clock	
A23-A0	3-state output	Address bus	Open
D15-D0	3-state input/output	Data bus	Open
ÜBE	3-state output	Data bus upper byte enable	Open
R/W	3-state output	Read/write	Open
M/IŌ	3-state output	Memory/(I/O)	Open
BUSST1, BUSST0	3-state output	Bus status	Open
BCYST	3-state output	Bus cycle start	Open
DSTB	3-state output	Data strobe	Open
BUSLOCK	Output	Bus lock	Open
READY	Input	Ready	Connected to GND via resistor
BS8/BS16	Input	Dynamic bus sizing control	Connected to Voo/GND via resistor
AEX	Output	Address expansion flag	Open
HLDRQ	Input	Bus hold request	Connected to GND via resistor
HLDAK	Output .	Bus hold enable	Open
INT	Input	Maskable interrupt request	Connected to GND via resistor
NMI	Input	Non-maskable interrupt request	Connected to Vpp via resistor
CPBUSY	Input	Coprocessor busy	Connected to GND via resistor
RESET	Input	System reset	-
VDD		Positive supply	-
GND	-	Ground potential	-
IC	_	Internal connection pin	Connected to GND

1.2 PIN STATUS IN SPECIFIC STATUS

Table 1-1 shows the pin statuses in specific statuses such as on bus hold, in standby mode, and on reset.

Table 1-1. Pin Status in Specific Status

	-	Near		Status		
Pin Name	1/0	Bus Latch Note 1	Bus Hold	Standby	Reset	
CLK	Input	×	-	-	_	
A0-A23	3-state output	0 .	Hi-Z	L .	Hi-Z	╝
D0-D15	3-state I/O	0	Hi-Z	Note 2	Hi-Z	_]
ÜBE	3-state output	0	Hi-Z	н	Hi-Z	
R/W	3-state output	0	Hi-Z	L	Hi-Z	
M/IŌ	3-state output	0	Hi-Z	L	Hi-Z	
BUSSTO, BUSST1	3-state output	0	Hi-Z	н	Hi-Z	
BCYST	3-state output	0	Hi-Z	Note 3	Hi-Z	
DSTB	3-state output	0	Hi-Z	н	Hi-Z	╝
BUSLOCK	Output	×	Note 4	Note 4	Note 5	
READY	Input	×	_	-	-	╝
BS8/BS16	Input	×		-		
AEX	Output	×	Note 6	Note 6	Note 7	
HLDRQ	Input	×	_	-	-	
HLDAK	Output	×	н	L	L	
INT	Input	×	_	-	-	
NMI	Input	_	-	_	•	
CPBUSY	Input	×	_	_	Note 8	
RESET	Input	×	-	_	_	

Notes 1. O: Latch is provided.

× : Latch is not provided.

The pins provided with a latch retains the status before they go into a high-impedance state until driven by an external source. Therefore, it is not necessary to pull up or down these pins. However, be sure to pull up $\overline{\text{DSTB}}$ (1.9-10k Ω). To invert the level of a pin in the high-impedance state from an external source, a drive capability of higher than the latch inverting current (IILH, IILL) is necessary.


- 2. Undefined for the duration of the first 2 clocks in the halt acknowledge cycle, and then goes into a high-impedance state.
- 3. Low for the duration of the first clock in the halt acknowledge cycle and then goes high.
- 4. L in either of the following cases, and H in other cases:
 - · When an instruction with bus lock prefix is executed on hold
 - When HALT instruction with bus lock prefix is executed
- 5. Undefined during reset signal input. H following reset.
- 6. H in address expansion mode, and L in non-expansion mode
- 7. Undefined during reset signal input. L following reset.
- 8. Whether the processor is connected or not is judged by sampling the status of this pin on reset.

Remark H: high level L: low level Hi-Z: high impedance


S 6427525 DO86941 738 **S**

Figure 1-1. Latch Configuration

Output Pin



Input/Output Pin



2. REGISTER CONFIGURATION

2.1 PFP (PREFETCH POINTER)

The prefetch pointer is a 16-bit binary counter, which retains the program memory address offset information.

The PFP is incremented each time an instruction is fetched from the program memory. When branch, call, return, or break instruction is executed, a new location is loaded into the PFP. In this case, the PFP contents become the same as for the PC (Program Counter).

The PFP is always used together with the PS (Program Segment) register.

2.2 PQ (PREFETCH QUEUE)

The μ PD70136A contains an 8-byte instruction queue (FIFO) which can store up to 8 bytes of prefetched instruction code.

The queue contents are cleared when a branch, call, return, or break instruction is executed, or when processing external interrupt, and an instruction at a new location will be prefetched.

Normally, the μ PD70136A prefetches instruction, when there is 1 word (2 bytes) or more space in the queue.

When successively executing a number of instructions, if the average instruction execution time is faster than the number of clock periods necessary to prefetch each instruction code, when an instruction execution is completed, the next instruction code to be executed by the EXU is already provided in the queue. Therefore, the time necessary to fetch an instruction from the external memory can be excluded from the instruction execution time. As a result, the processing speed can be improved, compared to that for a CPU, which fetches and executes an instruction one at a time.

The queue effectiveness decreases as the number of instructions which clear the queue increases, or when instructions, having shorter instruction execution time, have been continued.

2.3 ODR (OPERAND DATA REGISTER)

ODR can be accessed in byte units. Therefore, the upper byte and the lower byte are independently read/written. Write operation is completed, when data is written in the ODR. Read operation is terminated, upon confirming that data is transferred form the external data bus to the ODR.

2.4 SEGMENT REGISTERS (PS, SS, DS0, DS1)

In the μ PD70136A, memory addresses are divided into logical segments, which are 64K bytes each. The start address for each segment register is specified by the corresponding segment register. The offset from the start address is specified by a different register or by the effective address.

The μ PD70136A contains the following four kinds of segment registers.

Segment Register	Default Offset
PS (Program Segment)	PFP
SS (Stack Segment)	SP, Effective address
DS0 (Data Segment 0)	IX, Effective address
DS1 (Data Segment 1)	IY

The PS and the PFP (Prefetch Pointer), and the DS1 and the IY registers are always paired.

The SS is normally paired with the SP. However, when the BP register is selected as the base register, effective address is used as the offset.

The DS0 is used together with the IX register for block transfer processing. However, for other general processing, the effective address is used as the offset.

In addressing using the BP register as the base register and the SS register as the segment register, any one of three other registers can be selected as the segment selection, using the the segment override prefix instruction (PS:, DS0:, DS1:). However, eight or more prefix instructions cannot be attached to other than prefix instructions.

2.5 ADM (ADDRESS MODIFIER)

ADM (Address Modifier) is used for generating a physical address (addition of segment register and PFP or DP), and increments the PFP (Prefetch Pointer).

2.6 GENERAL-PURPOSE REGISTERS (AW, BW, CW, DW)

The μ PD70136A contains four 16-bit registers. Each of these 16-bit registers can be used as a 16-bit register. In addition, each of these 16-bit registers can be divided into upper and lower 8 bits, so that each can be accessed as an 8-bit register (AH, AL, BH, BL, CH, CL, DH, DL).

Therefore, these registers can be used as 8-bit or 16-bit registers for various instructions, such as transfer, arithmetic operation, logical operation instruction, etc.

These registers are used as default registers for certain instruction processings as follows:

AW: Word multiplication/division, word input/output, translation, BCD rotation, data conversion

AL : Byte multiplication/division, byte input/output, BCD rotation, data conversion

AH: Byte multiplication/division

BW: Translation

CW: Loop control branch, repeat prefix

CL: Shift instruction, rotate instruction, BCD operation

DW: Word multiplication/division, indirect addressing input/ output

2.7 POINTERS (SP, BP) AND INDEX REGISTER (IX, IY)

SP and BP, and IX and IY are used as the base pointers or index registers, when accessing the memory in the based addressing mode, indexed addressing mode, based indexed addressing mode, etc.

In the same way as for general-purpose registers, these pointers and index registers are used for transfer, arithmetic, or logical operation instructions. However, in this case, these pointers and index registers cannot be used as 8-bit registers.

These registers are used as default registers for certain instruction processing, as follows:

SP: Stack manipulation

IX : Block transfer (source side), BCD string operation

IY: Block transfer (destination side), BCD string operation

12

6427525 0086944 447

2.8 TA/TB (TEMPORARY REGISTER/SHIFTER A/B)

TA/TB is a 16-bit temporary register/shifter used for multiplication/division, and shift/rotate (including BCD rotate) instructions.

When executing a multiplication/division instruction, TA and TB are paired to form a 32-bit temporary register/shifter. When executing a shift/rotate instruction, only the TB serves as the 16-bit temporary register/shifter.

The upper and lower bytes individually for TA and TB can be independently read/written through the internal bus. TA/TB becomes the ALU input.

2.9 TC (TEMPORARY REGISTER C)

TC is a 16-bit temporary register, used for multiplication, division, and other internal processings. The TC becomes the ALU input.

2.10 ALU (ARITHMETIC LOGIC UNIT)

ALU (Arithmetic Logic Unit) consists of the full adder and the logic operation circuit, and performs arithmetic operations (addition, subtraction, increment, decrement, and complement operations) and logical operations (test, AND, OR, XOR, and test, set, clear, and invert in bit units).

2.11 PSW (PROGRAM STATUS WORD)

The program status word consists of six status flags and three control flags.

Status flags

- V (Overflow)
- S (Sign)
- Z (Zero)
- AC (Auxiliary Carry)
- P (Parity)
- CY (Carry)

Control flags

- DIR (Direction)
- IE (Interrupt Enable)
- BRK (Break)

These flags are manipulated in the stack in the following word image:

15	14					-	_		6	_		-		1	0	_
1	1	1	1	٧	D - R	1 E	BRK	s	z	0	A C	0	P	1	40	PSW

Status flags are automatically set or reset, according to instruction execution results (data value).

The CY flag can be directly set, reset, or inverted by an instruction.

The control flags are set or reset by an instruction, in order to control the CPU operation.

2.12 LC (LOOP COUNTER)

LC (Loop Counter) is a 16-bit register, which counts the number of loops for primitive block transfer, input/output instructions (MOVBK, OUTM, etc.) controlled by repeat prefix instructions (REP, REPC, etc.), or the number of shifts for multiple bit shift/rotate instructions.


2.13 PC (PROGRAM COUNTER)

PC (Program Counter) is a 16-bit binary counter, which retains the offset information for the program memory address in the instruction to be executed next.

The PC is incremented each time the decoder fetches an instruction byte from the instruction queue. When a branch, call, return, or break instruction is executed, a new address location is loaded into the PC, in this case, the PC contents become the same as those for the PFP (Prefetch Pointer).

2.14 EAG (EFFECTIVE ADDRESS GENERATOR)

EAG (Effective Address Generator) logic computes an effective address necessary for accessing the memory at high speed. An address computation is completed in one clock period in any addressing mode.



The byte (2nd or 3rd byte) in which the instruction operand is specified is clocked in. If memory accessing is necessary, the EAG generates a control signal necessary for manipulating the respective register, and computes the effective address.

In addition, the EAG initiates a bus cycle (memory read, etc.) as necessary.

3. BUS CYCLE


3.1 TYPE OF BUS CYCLES

The μ PD70136A starts 11 bus cycles of the external bus as shown in the following table, by using the combinations of the signals shown in the table.

M/IO	BUSST1	BUSST0	R/W	Bus Cycle Type
		0	1	Interrupt acknowledge
	0	1	1	I/O read
_		1	I/O write	
0		0	1	Coprocessor read
	1	0	0	Coprocessor write
		1 0		Hold acknowledge
		0 1		Instruction fetch
	o	1	1	Memory read
1		1	0	Memory write
		0	1	Coprocessor memory read
	1	0	0	Coprocessor memory write


3.2 BUS TIMING

(1) Memory read (0 wait)



Remark O indicates sampling timing.

(2) Memory write (0 wait)



Remarks 1. Dashed line indicates high impedance.

2. O indicates sampling timing.

4. ADDRESS SPACE EXPANSION FUNCTION

4.1 OUTLINE

20-bit address space can be expanded to 24-bit address space by EA (Effective Address) generation.


An address relocation method is used as the expansion method.

Relocation is made 16K bytes for each page, and expansion is possible up to 16M bytes.

Expansion is specified by software.

When the expansion address mode is specified, the upper 6 bits for the 20-bit address are expanded to 10 bits, by referencing the translation table to generate a 24-bit expansion address.

When the expansion address mode is not specified, 20-bit physical address is output as is, and the upper 4 bits (A23-A20) output low.



4.2 EXPANSION ADDRESS MODE SETTING/RELEASE

The following instructions are used for setting/releasing the expansion address mode (XA mode).


BRKXA instruction RETXA instruction

The table below indicates the XA flag operation.

Instruction	Operation	XA Mode
BRKXA	Reads vector n, and branches. Sets XA flag to 1.	Set
RETXA	Reads vector n, and branches. Resets XA flag to 0.	Reset


Remark The expansive address mode/normal address mode becomes valid starting from the fetch cycle of the branch destination address when the BRKXA or RETXA instruction is executed.

Whether or not the expansion address mode is set can be determined by bit 0 (XA flag) for the XAM register (FF80H).



The XA flag is a read-only flag, which can be read by the byte IN instruction. When a reset is input, this flag is cleared to 0. In the expansion address mode, no accessing should be made to the page register.

4.3 ADDRESS TRANSLATION METHOD



20

■ 6427525 0086952 513 **■**

4.4 ADDRESS TRANSLATION TABLE

The address translation table inputs the upper 6 bits for the 20-bit address generated by the effective address generator. It selects one of 64 page registers (PGR) to generate the upper 10 bits in the expansion address.

The page registers (PGRs) are allocated to addresses FF00H-FF7EH in the I/O space, and can be read/written using the word IN/OUT instructions.

The page registers must not be accessed in the expansion address mode (XA = 1).

(1) Address translation

A19	A18	A17	A16	A15	A14	Page Register	A19	A18	A17	A16	A15	A14	Page Register
0	0	0	0	0	0	PGR 1	1	0	0	0	0	0	PGR 33
0	o	0	0	0	1	PGR 2	1	0	0	0	0	1	PGR 34
0	0	0	0	1	0	PGR 3	1	0	0	0	1	0	PGR 35
0	0	0	0	1	1	PGR 4	1	0	0	0	1	1	PGR 36
0	0	0	1	О	0	PGR 5	1	0	0	1	0	0	PGR 37
0	0	0	1	0	1	PGR 6	1	0	0	1	0	1	PGR 38
0	0	0	1	1	0	PGR 7	1	0	0	1	1	0	PGR 39
0	0	0	1	1	1	PGR 8	1	0	0	1	1	1	PGR 40
0	0	1	0	0	0	PGR 9	1	0	1	0	0	0	PGR 41
0	0	1	0	0	1	PGR 10	1	ס	1	0	0	1	PGR 42
0	0	1	0	1	0	PGR 11	1	0	1	0	1	0	PGR 43
0	0	1	0	1	1	PGR 12	1	0	1	0	1	1	PGR 44
0	0	1	1	0	.0	PGR 13	1	0	1	1	0	0	. PGR 45
0	0	1	1	0	1	PGR 14	1	0	1	1	0	1	PGR 46
0	0	1	1	1	0	PGR 15	1	0	1	1	1	0	PGR 47
0	0	1	1	1	1	PGR 16	1	0	1	1	1	1	PGR 48
0	1	0	0	0	0	PGR 17	1	1	0	0	0	0	PGR 49
0	1	0	0	0	1	PGR 18	1	1	0	0	0	1	PGR 50
0	1	0	0	1	0	PGR 19	1	1	0	0	1	0	PGR 51
0	1	0	0	1	1	PGR 20	1	1	0	0	1	1	PGR 52
0	.1	0	1	0	0	PGR 21	1	1	0	1	0	0	PGR 53
0	1	0	1	0	1	PGR 22	1	1	0	1	0	1	PGR 54
0	1	0	1	1	0	PGR 23	1	1	0	1	1	0	PGR 55
0	1	0	1	1	1	PGR 24	1	1	0	-1	1	1	PGR 56
0	1	1	0	0	0	PGR 25	1	1	1	0	0	0	PGR 57
0	1	1	0	0	1	PGR 26	1	1	1	0	0	1	PGR 58
0	1	1	0	1	0	PGR 27	1	1	1	0	1	0	PGR 59
0	1	1	0	1	1	PGR 28	1	1	1	0	1	1	PGR 60
0	1	1	1	0	0	PGR 29	1	1	1	1	0	0	PGR 61
0	1	1	1	0	1	PGR 30	1	1	1	1	0	1	PGR 62
0	1	1	1	1	0	PGR 31	1	1	1	1	1	0	PGR 63
0	1	1	1	1	1	PGR 32	1	1	1	1	1	1	PGR 64


(2) Page registers (PGR1-PGR64)

The page registers are accessed by word IN/word OUT instruction.

The lower 10 bits (D9-D0) of a page register are valid. When the other higher bits (D15-D10) are read, 0 is read. When data is written to these bits, the data is ignored. The page registers are not affected by reset.

Do not access the page registers in the expansive address mode (XA = 1)

Page registers (PGR1-PGR64)



I/O Address	Page Register	I/O Address	Page Register	I/O Address	Page Register
FF00	PGR1	FF2C	PGR23	FF58	PGR45
FF02	PGR2	FF2E	PGR24	FF5A	PGR46
FF04	PGR3	FF30	PGR25	FF5C	PGR47
FF06	PGR4	FF32	PGR26	FF5E	PGR48
FF08	PGR5	FF34	PGR27	FF60	PGR49
FF0A	PGR6	FF36	PGR28	FF62	PGR50
FF0C	PGR7	FF38	PGR29	FF64	PGR51
FF0E	PGR8	FF3A	PGR30	FF66	PGR52
FF10	PGR9	FF3C	PGR31	FF68	PGR53
FF12	PGR10	FF3E	PGR32	FF6A	PGR54
FF14	PGR11	FF40	PGR33	FF6C	PGR55
FF16	PGR12	FF42	PGR34	FF6E	PGR56
FF18	PGR13	FF44	PGR35	FF70 .	PGR57
FF1A	PGR14	FF46	PGR36	FF72	PGR58
FF1C	PGR15	FF48	PGR37	FF74	PGR59
FF1E	PGR16	FF4A	PGR38	FF76	PGR60
FF20	PGR17	FF4C	PGR39	FF78	PGR61
FF22	PGR18	FF4É	PGR40	FF7A	PGR62
FF24	PGR19	FF50	PGR41	FF7C	PGR63
FF26	PGR20	FF52	PGR42	FF7E	PGR64
FF28	PGR21	FF54	PGR43		
FF2A	PGR22	FF56	PGR44		

Caution Always access page registers (PGR1-PGR64) with word accesses at even addresses.

22

■ 6427525 0086954 396 **■**

4.5 INTERNAL VO AREA

The following two kinds of registers are provided as internal I/O registers for address expansion (refer to 4.1 OUTLINE through 4.4 ADDRESS TRANSLATION TABLE).

- XAM register
- PGR1 to PGR2

Register	I/O address	Read/write	Access
XAM	FF80H	Read only possible	Word IN instruction
PGR1-PGR64	FF00H-FF7EH	Read/write possible	Word IN/OUT instruction

The method to access internal I/O, at FF00H to FF80H, differs from normal external I/O access.

Signal	External I/O access (000H-FEFFH)	Internal I/O access (FF00H-FF80H)
A23-A0	Output	Output
D15-D0	Output (Hi-Z when read)	Output (Hi-Z when read)
BCYST	Output	Output
DSTB	Output	No output-
M/IO	Output	Output
R/W	Output	Output
READY	Accepted	Not accepted
BS8/BS16	Accepted	Not accepted

Caution

The page registers (PGR1-PGR64) must not be accessed in the expansion address mode (XA =1). When accessing a page register (PGR1-PGR64), the word IN/OUT instruction, which accesses the page register in page units, must be used.

5. DYNAMIC BUS SIZING FUNCTION

The μ PD70136A has a 16-bit data bus. However, in order to facilitate connection to a system having an 8-bit data bus, the μ PD70136A is provided with the dynamic bus sizing function.

The bus sizing function is effective for both memory accessing and I/O accessing (external I/O only). When the BS8/BS16 pin is set to low, only the lower 8 bits of the data bus become effective.

When executing a word access to an even address, the second bus cycle is started after the normal first bus cycle, and the upper 8 bits of data are read/written through D7-D0.

 UBE
 A0
 Operation

 0
 0
 16-bit access

 0
 1
 Upper 8-bit access

 1
 0
 Lower 8-bit access

1

Table 5-1. Access of Data

Table 5-2. Write Operation

Second cycle in bus sizing

Byte/word	Address	AO	UBE	Cycle	<u>No Sizing</u> (BS8/BS16 = 1)		Sizing (BS8/BS16 = 0)	
					D15-D8	D7-D0	D15-D8	D7-D0
Byte	Even	0	1	First	Undefined	Lower byte	Undefined	Lower byte
	Odd	1	0	First	Lower byte	Lower byte	Lower byte	Lower byte
Word	Even	0	0	First	Upper byte	Lower byte	Upper byte	Lower byte
		1	1	Second	No cycle	No cycle	Upper byte	Upper byte
	Odd	1	0	First	Lower byte	Lower byte	Lower byte	Lower byte
		0	1	Second	Lower byte	Upper byte	Lower byte	Upper byte

Table 5-3. Read Operation

Byte/word	Address	AO	UBE	Cycle	No Sizing (BS8/BS16 = 1)		Sizing (BS8/BS16 = 0)	
					D15-D8	D7-D0	D15-D8	D7-D0
Byte	Even	0	1	First	_	Lower byte	-	Lower byte
	Odd	1	0	First	Lower byte		_	Lower byte
Word	Even	. 0	0	First	Upper byte	Lower byte		Lower byte
		1	1	Second	No cycle	No cycle	_	Upper byte
	Odd	1	0	First	Lower byte	_	_	Lower byte
		0	1	Second	_	Upper byte	_	Upper byte

Caution For memory operand of floating-point operation chip instructions, the dynamic bus sizing must always be set to 16-bit bus.

24

■ 6427525 0086956 169 **■**

Table 5-4. Bus Sizing and Sampling for Bus Cycles

Bus Cycle	D15-D0 Pin Valid Bus Size	BS8/BS16 Pin Sampling
Interrupt acknowledge cycle	8 bits	-
External I/O read cycle	8/16 bits	0 .
Internal I/O read cycle	8/16 bits	-
External I/O read cycle	8/16 bits	0
External I/O write cycle	8/16 bits	-
Coprocessor read cycle	16 bits	-
Coprocessor write cycle	16 bits	-
Halt acknowledge cycle	Hi-Z (no meaning)	-
Instruction fetch cycle	8/16 bits	0
CPU memory read cycle	8/16 bits	0
CPU memory write cycle	8/16 bits	0
Coprocessor memory read cycle	16 bits	O Note
Coprocessor memory write cycle	16 bits	O Note

Note When bus size is set to 8 bits, operation is not performed normally.


6. INCREASING INSTRUCTION EXECUTION SPEED

The µPD70136A is provided with the following hardware functions in order to reduce the instruction execution time:

- · EXU internal dual data bus
- · Effective address generator
- 16/32-bit temporary register/shifter (TA, TB)
- 16-bit loop counter (LC)
- PC (Program Counter) and PFP (Prefetch Pointer)

6.1 DUAL DATA BUS METHOD

In order to reduce the number of processing steps necessary for instruction execution, a dual data bus concept, with the main data bus (16 bits) and the sub data bus (16 bits), is employed. With this concept, the processing time is reduced approximately 30%, compared to the processing time for a single bus system in implementing addition, subtraction, logic operation, and compare instructions.



Example ADD AW, BW; AW ← AW+BW


		Single bus	Dual bus
Step	1	ALU ← AW	ALU ← AW, BW
	2	ALU ← BW	$AW \leftarrow ALU$
	3	AW ← ALU	

26

■ 6427525 OO86958 T31 ■

6.2 EFFECTIVE ADDRESS GENERATOR

The effective address generator computes at a high speed an effective address necessary for accessing the memory. In the microprogram method, it took 5 to 12 clock periods to compute an effective address. However, with this sole use hardware, an effective address can be computed in one clock period for any addressing mode.



6.3 16/32-BIT TEMPORARY REGISTER/SHIFTER (TA, TB)

The temporary register/shifter (TA, TB) are provided for multiplication, division, shift, and rotate instructions. With this circuit, especially, multiplication and division instruction execution speed is increased to approximately 4 time faster than a method using the microprogram.

TA + TB: 32-bit temporary register/shifter

(For multiplication/division instructions)

TB: 16-bit temporary register/shifter

(For shift/rotate instructions)

6.4 LOOP COUNTER (LC)

The loop counter (LC) counts the number of loops for primitive block transfer, and input/output instructions controlled by the repeat prefix instruction, or counts the number of shifts for the multiple-bit shift/rotate instructions.

For example, register multiple-bit rotation will be performed as shown below, and the processing speed is increased approximately 2 time faster than that of microprogram method.

RORC AW, CL; CL = 5

Microprogram method

LC method

 $8 + 4 \times 5 = 28$ clocks

2 + 5 = 7 clocks

6.5 PC AND PFP

With the prefetch pointer (PFP), which addresses the program memory when prefetching an instruction, and the program counter (PC), which addresses the program memory for the current instruction execution, provided by hardware, the instruction execution time is reduced by several clock periods for branch, call, return, and break instructions, compared to that for the PFP only.

7. UNIQUE μ PD70136A INSTRUCTIONS

7.1 VARIABLE BIT FIELD MANIPULATION INSTRUCTIONS


The INS (Insert Bit Field) and EXT (Extract Bit Field) instructions are provided as variable bit field manipulation instructions. These instructions are very effective for computer graphics and high level language. For example, these instructions are effective for Pascal packed array and record type data structure.

(1) INS reg8, reg8'/INS reg8,imm4

Of the 16 bits of data contained in the AW register, the data for the lower bits, specified by the second operand, is transferred to the memory area determined by the byte offset addressed by the DS1 segment register and IY indexed register plus the bit offset specified by the value (0-15) for the first operand.

After the transfer, the IY register and the register, specified by the first operand, are automatically updated to indicate the next bit field.

Only 0-15 (0 specifies 1-bit length, 15 specifies 16-bit length) are effective as the value for the second operand.




Bit field data can cross memory byte boundaries.

(2) EXT reg8, reg8'/EXT reg8,imm4

Data for the bit field, whose length is specified by the second operand, is loaded from the memory area determined by the byte offset addressed by the DS0 segment register and IX indexed register, plus the bit offset specified by the value (0-15) for the first operand to the AW register.

After the transfer, the IX register and the register specified by the first operand are automatically updated to indicate the next bit field.

Only 0-15 (0 specifies 1 bit length, 15 specifies 16 bit length) are effective as the value for the second operand.



Bit-field data can cross memory byte boundaries.

7.2 PACKED BCD OPERATION INSTRUCTIONS

The ADD4S, SUB4S, and CMP4S instructions process packed BCD as strings. The ROR4 and ROL4 instructions process packed BCD as byte or word format operands.

Assembler macro processing must be used for string processing of rotate instructions.

(1) ADD4S

This instruction adds the packed BCD string, addressed by the IX index register, to the packed BCD string, addressed by the IY index register, and stores the result in the string, addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the operation result will affect the zero (Z) and carry (CY) flags.

BCD string (IY,CL) ← BCD string (IY,CL) + BCD string (IX,CL)

(2) SUB4S

This instruction subtracts the packed BCD string, addressed by the IX index register, from the packed BCD string, addressed by the IY index register, and stores the result in the string, addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the operation result will affect the zero (Z) and carry (CY) flags.

BCD string (IY,CL) ← BCD string (IY,CL) - BCD string (IX,CL)


(3) CMP4S

This instruction performs the same operation as SUB4S, except that the result is not stored and only the zero flag (Z) and carry flag (CY) are affected.

BCD string (IY,CL) - BCD string (IX,CL)


(4) ROL4

This instruction treats the byte data for the register or memory operand specified by the instruction as BCD data and uses the lower 4 bits of the AL register (ALL) to rotate that data one BCD digit to the left.



(5) ROR4

This instruction treats the byte data for the register or memory operand specified by the instruction as BCD data and uses the lower 4 bits of the AL register (ALL) to rotate that data one BCD digit to the right.



30

4627525 0086962 462

7.3 STACK MANIPULATION INSTRUCTIONS

(1) PREPARE imm16,imm8

This instruction is used to generate a "stack frame" necessary for a block structure high level language (such as Pascal and Ada). The stack frame contains the pointers to point frames of variables that can be referenced from the procedure, and local variable area.

The following explanation uses the following program example written in a Pascal style language.

```
program EXAMPLE;
    procedure P;
      var a,b,c;
      procedure Q;
        var d,e;
        procedure R;
          var f,g;
          begin
            d:=a+f+g;
          end:
       begin
          R;
          b:=d+e;
        end:
      begin
        a:=b+c;
        Q;
      end:
    (*main program*)
      begin
        P;
      end.
```

Remark Ali variables are word variables.

In this program, procedure blocks are nested in three levels. Procedure P defines variables a, b, and c, procedure Q defines variables d and e, and procedure R defines variables f and g. Therefore, a, b, and c are referenced from procedure Q, and d and e in addition to a, b, and c, are referenced from procedure R as global variables.

The PREPARE instruction copies the frame pointer, in order to assure local variable area and enable referencing to global variables. The first operand specifies the size (bytes) of the area assured for the local variables. The second operand indicates the depth of the procedure block (this depth is referred to as lexical level).

The base address for the frame generated by the PREPARE instruction is set into the base pointer BP.

When the above EXAMPLE program is compiled, the assembler program, shown on the next page will be created (the DISPOSE instruction used in the assembler program returns the stack pointer SP and the base pointer BP to the condition which existed before the PREPARE instruction was executed. Refer to (2)).

:ASSEMBLER PROGRAM

```
MOV
START:
                   SP, SPTOP
         MOV
                   BP, SP
                               ; <1>
         CALL
                               ; <2>
         BR
                   SYSTEM
P:
         PREPARE 6, 1
                               ; <3>
                   AW, [BP] [B+BLEVEL*2]
         MOV
         ADD
                   AW, [BP] [C+CLEVEL*2]
         MOV
                   [BP] [A+ALEVEL*2], AW
         CALL
                   Q
         DISPOSE
         RET
Q:
         PREPARE 4, 2
                               ; <4>
         CALL
                   R
         MOV
                   AW, [BP] [D+DLEVEL*2]
         ADD
                   AW, [BP] [E+ELEVEL*2]
         MOV
                   IY, [BP] [BLEVEL*2]
                   SS:[IY] [B+BLEVEL*2], AW
         MOV
         DISPOSE
         RET
         PREPARE 4, 3
R:
                               ; <5>
                   AW, [BP] [F+FLEVEL*2]
         MOV
         ADD
                   AW, [BP] [G+GLEVEL*2]
         MOV
                   IY, [BP] [ALEVEL*2]
         ADD
                   AW,.SS:[IY] [A+ALEVEL*2], AW
         MOV
                   IY, [BP] [DLEVEL*2]
         MOV
                   SS:[IY] [D+DLEVEL*2], AW
         DISPOSE .
         RET
     A = -2
              ALEVEL = -1
     B = -4
              BLEVEL = -1
```

The following shows the process in which stack frames are generated according to the program execution progress. The numbers correspond to the numbers written in the comment fields.

32

C = -6


D = -2


E = -4 F = -2 CLEVEL = -1


DELVEL = -2 ELEVEL = -2


FLEVEL = -3
GLEVEL = -3


■ 6427525 DD86964 235 ■











The PREPARE instruction first stores the BP into the stack. This is to restore the BP for the procedure which made the call, when the procedure is completed. The frame pointers (stored BP) in the range that can be referenced from the called procedure are then loaded into the stack. The range that can be referenced means a value which is the lexical level of the procedure minus 1.

If the lexical level is 1 or greater, the own frame pointer is also loaded into the stack. This is to copy the frame pointer for the procedure, which made the call, when copying the frame pointer in the procedure called from this procedure.

The value for the new frame pointer is then set into the BP, and the local variable area to be used by the procedure is assured in the stack. That is, the SP is decremented by the number of local variables.

```
display = 2nd operand
  dynamics = 1st operand
SP = SP-2;
(SP) = BP;
temp = SP;
if display > 0 then begin
      repeat display-1 times
         begin
           SP = SP-2:
           BP = BP-2:
           (SP) = (BP);
         end
      SP = SP-2:
      (SP) = temp;
      end
BP = temp;
SP = SP-dynamics
```

Data Access Method

(a) Accessing local variable

A local variable is allocated in the procedure's own frame. Therefore, the effective address for the local variable EA.L can be computed as follows:

Where, offset value is the result of addition of the frame size (base value for the frame that can be referenced) loaded in the flame, with the offset value from the base value of the local variable area to the variable.

(b) Accessing global variable

A global variable accesses the base pointer to be referenced from the old base pointers loaded in the stack frame, then add the offset value to the variable to be referenced to that value. This value is the address at which the global variable is located. Therefore, the the effective address for the global variable EA.G can be computed as follows:

Where, offset1 is the offset value from the base value (BP value) for the current frame to the address, in which the base address for frame containing the global variable is stored.

Offset2 is the offset value from the base value for the frame containing the variable to be referenced to that variable.

(2) DISPOSE

The DISPOSE instruction releases one frame from stack frames generated by the PREPARE instruction. The point value, indicating the previous frame, is loaded into the BP, and the point value, indicating the bottom position of the frame, is loaded into the SP.

SP = BP;

BP = (SP);

SP = SP+2

. 7.4 CHECK ARRAY BOUNDARY INSTRUCTION

This instruction is used to verify that index values, pointing to the elements of an array data structure, are within the defined range. If the index value is not between these defined ranges when CHKIND is executed, a BRK5 will occur.


When using the CHKIND instruction, the defined value must be set into 2 words (the 1st word defines the lower limit, the second word specifies the upper limit) in the memory in advance. The index value should be a register (an arbitrary 16-bit register) used by the array manipulation program.

CHKIND, reg 16, mem 32

When (mem32) > reg16 or (mem 32+2) < reg16

$$TA \leftarrow (015H, 014H)$$
 $TC \leftarrow (017H, 016H)$
 $SP \leftarrow SP-2, (SP+1, SP) \leftarrow PSW$
 $IE \leftarrow 0, BRK \leftarrow 0$
 $SP \leftarrow SP-2, (SP+1, SP) \leftarrow PS$
 $PS \leftarrow TC$
 $SP \leftarrow SP-2, (SP+1, SP), \leftarrow PC^{Note}$
 $PC \leftarrow TA$

Note Start address for CHKIND instruction



7.5 ADDRESS EXPANSION MODE CONTROL INSTRUCTIONS

The μ PD70136A has the following two instructions in order to turn on/turn off the expanded addressing mode (XA mode):

- BRKXA instruction
- RETXA instruction

With these two instructions, bit 0 (XA flag) for the XAM register (internal I/O port: FF80H) can be set/reset to turn on/turn off the expanded addressing mode.

(1) BRKXA instruction

This instruction is used to turn on the expanded addressing mode.

The control is transferred to the address stored in the interrupt vector table entry, specified by the instruction, and bit 0 (XA flag) for the XAM register (internal I/O port: FF80H) is set to 1.

Interrupt acknowledge bus cycle will not be executed.

PC, PS, and PSW will not be stored into the stack.

(2) RETXA instruction

This instruction is used to turn off the expanded addressing mode.

The control is transferred to the address stored in the interrupt vector table entry, specified by the instruction, and bit 0 (XA flag) for the XAM register (internal I/O port: FF80H) is reset to 0.

Interrupt acknowledge bus cycle will not be executed.

PC, PS, and PSW will not be stored into the stack.

7.6 FLOATING-POINT OPERATION COPROCESSOR CONTROL INSTRUCTIONS

FPO1 fp-op/FPO1 fp-op, mem FPO2 fp-op/FPO2 fp-op, mem POLL

These instructions are used to control the external coprocessor μ PD72291.

These instructions perform different operations, depending on whether or not the coprocessor is connected.

(1) When coprocessor is connected

Upon fetching the FPO1 or FPO2 instruction, the CPU outputs instructions for coprocessor to perform operations and the CPU only performs supportive processing for operation chips (effective address computation, physical address generation, and memory read cycle initiation) necessary for the coprocessor to perform operations.

In terms of function, FPO1 and FPO2 are identical, except that the type of code is different.

In general, when writing in an assembler language, a mnemonic, corresponding to each instruction for the coprocessor, is used rather than FPO1 and FPO2 mnemonics.

When the FPO1 or FPO2 instruction is fetched, the CPU initiates memory read cycle, if the instruction is requesting memory accessing. However, the data read out by this operation is to be used by the coprocessor, so that the CPU will not use clocks in this data.

When the coprocessor needs memory write cycle, the CPU initiates memory write cycle for the coprocessor, and the coprocessor accesses the data bus.

When the CPU fetches the POLL instruction, the CPU samples the CPBUSY pin every two clock periods, in order to synchronize with the coprocessor, and waits for execution until the CPBUSY pin becomes high.

(2) When coprocessor is not connected

When the CPU fetches the FPO1, FPO2, or POLL instruction, vector No.7 interrupt is generated, regardless of the interrupt enable flag status.

FPO1, FPO2, POLL instruction

1

Reads vector 7 table

1

Fetches interrupt destination

1

Stores PCNote, PS, PSW

Go to coprocessor, not present routine (user created routine)

Note Start address for the coprocessor control instruction

Whether or not the coprocessor is connected is determined by the CPBUSY pin status.

CPBUSY pin status when reset

CPBUSY (input) = "L" Coprocessor not connected

CPBUSY = "H" Coprocessor connected

■ 6427525 DD86971 475 **■**

7.7 UNDEFINED INSTRUCTION CODES

Vector number 6 interrupt is generated for any undefined instruction code listed in Table 7-1, regardless interrupt enable flag states.

Undefined instruction

1

Reads vector 6 table

Ţ

Fetches interrupt destination

Go to undefined instruction processing routine (user created routine)

Note Trapped undefined code start address

Table 7-1. Undefined Codes List

No.	1st	2nd
1-16	00001111	0000000-00001111
17	00001111	00100001
18-20	00001111	00100011-00100101
21	00001111	00100111
22	00001111	00101001
23-27	00001111	00101011-00101111
28	00001111	00110000
29	00001111	00110010
30-34	00001111	00110100-00111000
35	00001111	00111010
36-39	00001111	00111100-00111111
40-185	00001111	01000000-11001110
186-200	00001111	11010000-11011111
201-215	00001111	11100001-11101111
216-230	00001111	11110001-11111111
231	01100011	
232-295	10001101	11000000-11111111
296-359	11000100	11000000-11111111
360-423	11000101	11000000-11111111
424-551	110x000x	xx110xxx
552-615	1101001x	xx110xxx
616	11010110	
617-680	1111011x	xx001xxx
681-744	1111111x	xx111xxx

8. INTERRUPT OPERATION

The interrupts supported by the μ PD70136A can be divided into two types; interrupts generated by external interrupt requests and traps generated by software processing. They are:

- (1) External interrupts
 - (i) NMI input (nonmaskable)
 - (ii) INT input (maskable)
- (2) Software traps
 - (a) By instruction execution result
 - · Divide error during DIV or DIVU instruction
 - Array bound error during CHKIND
 - Undefined instruction
 - · Coprocessor error
 - · Coprocessor not connected
 - (b) Conditional break instruction
 - When V = 1 when BRKV instruction is executed
 - (c) Unconditional break instruction
 - 1-byte break instruction BRK 3
 - 2-byte break instruction BRK imm8
 - (d) Flag processing (single step)
 - Sets the BRK flag by stack manipulation

For any interrupt, one location of the provided interrupt vector table is automatically selected, or is selected each time by specification, to determine the interrupt routine start address.

Figure 8-1 shows the interrupt vector table. This table is allocated to the 1K-byte area for memory addresses 000H to 3FFH, and can contain interrupt routine start addresses for 256 vectors (4 bytes for each vector).




Figure 8-1. Interrupt Vector Table

■ 6427525 0086974 184 **■**



Vectors 0-7, and 16 are indicated for specific uses, and vectors 8-15, 17-31, and 129 are reserved and cannot be used for general purpose.

Vectors 32-128, 130-255 can be used for general purposes, and the following 3 can be used.

- Two-byte break instruction · · · · · BRK imm8
- Expansion address mode instruction · · · · · BRKXA, RETXA
- INT input

Each interrupt vector consists of 4 bytes. The lower 2 bytes are loaded into the PC as offset, and the upper 2 bytes are loaded into the PS as base.

Example Vector 0

000Н	001H
002H	003H

PS ← (003H, 002H) PC ← (001H, 000H)

The programmer must initialize the contents of each vector in the beginning of a program, according to this format. The following indicates basic steps to jump to an interrupt service routine.

TA \leftarrow Lower bytes of vector (offset) TC \leftarrow Upper bytes of vector (base) SP \leftarrow SP-2, (SP+1,SP) \leftarrow PSW IE \leftarrow 0, BRK \leftarrow 0 SP \leftarrow SP-2,(SP+1,SP) \leftarrow PS PS \leftarrow TC SP \leftarrow SP-2,(SP+1,SP) \leftarrow PC PC \leftarrow TA

- Cautions 1. For interrupts generated by the following causes, the PC and PS values, which indicate the start address for the instruction in which an interrupt is generated, are stored into the stack.
 - Undefined instruction code trap
 - Coprocessor not present interrupt
 - μPD72291 error interrupt

If an interrupt is generated by other than the above mentioned causes, the PC and PS values, which indicate the start address for the next instruction among the instructions in which the interrupt is generated, are stored into the stack.

2. The μ PD70136A will not accept other NMI interrupt in the NMI interrupt service routine, until the RETI instruction is executed. However, when the standby mode is initiated, by executing the HALT instruction in the NMI service routine, the NMI interrupt is accepted. In this case, the standby mode is released and an NMI interrupt (vector 2) is generated.

9. INTERFACING TO THE μ PD72291 FLOATING-POINT COPROCESSOR

The following describes interfacing the μ PD72291 floating-point coprocessor to the μ PD70136A.

(1) System configuration

Figure 9-1 shows a system configuration example, in which the μ PD72291 is connected to the μ PD70136A. The μ PD72291 can be connected to the μ PD70136A without an additional external circuit.

Directly connect the input/output signals (CLK, RESET, BUSST1, BUSST0, M/IO, R/W, DSTB, D15-D0) for μ PD72291 to the μ PD70136A, as shown in Figure 9-1 The same clock must be supplied to the clock for the μ PD72291 and that for the μ PD70136A.

The μ PD72291 CPBUSY signal must be connected to the μ PD70136A CPBUSY signal, and must be pulled-up with a resistor (approximately 2k Ω) to Vpb.

When only the socket for the μ PD72291 is provided, but the μ PD72291 is not connected, provide a switch to the \overline{CPBUSY} signal for the μ PD70136A, so that the \overline{CPBUSY} pin can be connected to GND by the switch. The μ PD70136A samples the \overline{CPBUSY} signal when reset. If the \overline{CPBUSY} pin is low, the coprocessor, not present exception, will be generated, if an instruction for the μ PD72291 is attempted to be executed.




Figure 9-1. Typical System Configuration

- Cautions 1. The same clock must be supplied to the CLK pin for the μPD72291 and that for the μPD70136A. When connecting the μPD72291 to the μPD70136A, the μPD72291 CPBUSY signal must be connected to the μPD70136A CPBUSY pin, and pulled up with a resistor. When only the socket for the μPD72291 is provided, but the μPD72291 is not connected, provide a switch to the μPD70136A CPBUSY signal, so that the CPBUSY pin can be connected to GND by the switch.
 - 2. Data bus lines for the μ PD70136A and those for the μ PD72291 must be directly connected, without anything including buffers.

(2) Bus cycle

The following describes coprocessor related bus cycles generated by the $\mu PD70136A$.

The μ PD70136A generates bus cycles for accessing the memory and I/O. In addition to these bus cycles, the μ PD70136A also generates bus cycles for the coprocessor. The data transfer source and destination are indicated by the bus status signals (M/IO, R/W, BUSST1, BUSST0). Table 9-1 indicates the relationship between the bus status signals and the bus cycles.

Table 9-1. μPD70136A Bus Status Signals and Bus Cycles

M/IO	R/W	BUSST1	BUSST0	Bus Cycle	Transfer Direction
0	1	1	0	Coprocessor read	[COP → CPU]
0	0	1	0	Coprocessor write	[CPU → COP]
1	1	1	0	Memory read for coprocessor	[Memory → COP]
1	0	1	0	Memory write for coprocessor	[COP → memory]

Caution

To execute the instruction for the μ PD72291, be sure to place the memory operand in an even address. Specify the 16-bit length by using the dynamic bus sizing function. This is because the μ PD72291 accesses 16-bit data in one bus cycle. Therefore, if a memory sized to be 8 bits is specified as an operand, the normal operation cannot be performed.

Remark COP is an abbreviation for coprocessor.

(a) Coprocessor read

This bus cycle is used to read the status from the status word port (STWP) for the μ PD72291. The address (A23-A0) output from the μ PD70136A has no meaning (the μ PD70136A outputs 000008H). The data bus is driven by the μ PD72291.

The bus cycle has two clock periods.

(b) Coprocessor write

This bus cycle is used to write an instruction to the command word port (CMWP) for the the μ PD72291. The address (A23-A0) output from the μ PD70136A has no meaning (the μ PD70136A outputs 000000H). The data bus is driven by the μ PD70136A.

The bus cycle has two clock periods.

(c) Coprocessor memory read

This bus cycle is used to transfer memory data to the source operand word port (SOPWP) for the μ PD72291. The address (A23-A0) output from the μ PD70136A is the memory address. The data bus is driven by the memory.

The bus cycle has three clock periods (the bus cycle is automatically extended by one clock by the μ PD70136A). When inserting a wait cycle, set the READY input for the μ PD70136A to high.

(d) Coprocessor memory write

This bus cycle is used to transfer an operation result from the destination operand word port (DOPWP) for the μ PD72291 to the memory. The address (A23-A0) output from the μ PD70136A is the memory address. The data bus is not driven by the μ PD70136A, but by the μ PD72291.

The bus cycle has three clock periods (the bus cycle is automatically extended by one clock by the μ PD70136A). When inserting a wait cycle, set the READY input for the μ PD70136A to high.

Remark STWP, CMWP, and DOPWP are built-in ports of μ PD72291.



10. RESET FUNCTION

When a low level has been input to the RESET pin for the duration of six clocks and then the RESET pin is made high, the μ PD70136A is reset.

When reset, the CPU is initialized as shown in Table 10-1, and instruction prefetch is started from address FFFF0H.

Table 10-1. Resetting CPU

Target				ı	nitial V	alue				Remarks
PFP	0000Н						Start address: FFFF0			
PC		0000Н								
PS	-				FFFF	Н				
ss					0000	Н				
DSO					0000	Н				
DS1					0000	Н				
PSW						v	DIR	ΙE	BRK	
	Upper.	1	1	1	1	0	0	0	0	
	,	s	z		AC		P		CY	·
	Lower	0	0	0	0	0	0	0	0	
Queue					Cle	ar				
XAM		7	6	5	4	3	2	1	0 .	XA flag: normal address
		-	-	_	_	_	-	×	×	
PGR1-		15	14	13	12	11	10	9	8_	Page register: undefined
PGR64		1	-	-		-		×	×	
		7	6	5	4	3	2	1	0	
		×	×	×	×	×	×	×	×	

Remark x: Retains status immediately before reset.

11. STANDBY FUNCTION

The μ PD70136A offers standby mode to reduce power consumption. The standby mode is entered after executing a HALT instruction.

In the standby mode, the internal clock is supplied only to those circuits related to functions required to exit this mode and bus hold control functions. As a result, power consumption is reduced by several times the normal operation.

The standby mode is exited, when RESET, or when an external interrupt (NMI, INT) is received.

The bus hold function still operates during the standby mode. However, the CPU returns to the standby mode, when the bus hold request is removed.

48

■ 6427525 0086980 488 **■**

12. INSTRUCTION SET

Table 12-1. Operand Types

Symbol	Meaning		
reg,reg'	8/16-bit general-purpose register		
reg 8, reg 8'	8-bit general-purpose register		
reg 16, reg 16'	16-bit general-purpose register		
dmem	8/16-bit memory location		
mem	8/16-bit memory location		
mem 8	8-bit memory location		
mem 16	16-bit memory location		
mem 32	32-bit memory location		
imm	Constant (0 to FFFFH)		
imm 3	Constant (0 to 7)		
imm 4	Constant (0 to FH)		
imm 8	Constant (0 to FFH)		
imm 16	Constant (0 to FFFFH)		
acc	Register AW or AL		
sreg	Segment register		
src-table	256-byte conversion table		
src-block	Block name addressed by register IX		
dst-block	Block name addressed by register IY		
near-proc	Procedure within the current segment		
far-proc	Procedure within a different program segment		
near-label	Label within the current segment		
short-label	Label between -128 and +127 bytes from the end of the current instruction		
far-label	Label within a different program segment		
memptr 16	Word containing the destination offset address in the current program segment		
memptr 32	Double word containing the destination offset address and segment base address in another program segment		
regptr 16	16-bit general-purpose register containing the destination offset address in another segment		
pop-value .	Number of bytes to discard from the stack (0-64K, normally an even number)		
fp-op	Immediate value to identify the instruction code of the external floating-point arithmetic coprocessor		
R	Register set		

Table 12-2. Operation Codes

Symbol	Meaning		
W	Byte/word specification bit (0: byte, 1: word). However, when s = 1, even if w = 1, sign expansion byte data is used as the word operand.		
reg,reg'	Register field (000-111)		
mem	Memory field (000-111)		
mod	Mode field (00-10)		
s	Sign expansion specification bit (0: no sign expansion, 1: sign expansion)		
X,XXX,YYY,ZZZ	Data to identify the instruction code for the external floating-point arithmetic coprocessor		

49

6427525 0086981 314 ■

Table 12-3. Operand Types

Symbol	Meaning
AW	Accumulator (16 bits)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16 bits)
CW	Register CW (16 bits)
CL	Register CW (low byte)
DW	Register DW (16 bits)
ВР	Base pointer (16 bits)
SP	Stack pointer (16 bits)
PC	Program counter (16 bits)
PSW	Program status word (16 bits)
IX	Index register (source) (16 bits)
IY	Index register (destination) (16 bits)
PS	Program segment register (16 bits)
SS	Stack segment register (16 bits)
DS0	Data segment 0 register (16 bits)
DS1	Data segment 1 register (16 bits)
AC .	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
	Direction flag
DIR	
IE	Interrupt enable flag
V	Overflow flag
BRK	Break flag
XA	Expansion address flag Memory contents indicated by parentheses
()	
disp	Displacement (8/16 bits)
ext-disp8	8-bit displacement sign expanded to 16-bit
temp	Temporary register (8/16/32 bits)
temp1, 2	Temporary register (16 bits)
TA	Temporary register A (16 bits)
ТВ	Temporary register B (16 bits)
TC	Temporary register C (16 bits)
tmpcy	Temporary carry flag (1 bit)
seg	Immediate segment data (16 bits)
offset	Immediate offset data (16 bits)
←	Transfer direction
+	Addition
-	Subtraction
×	Multiplication
•	Division
%	Modulo
^	AND
V	OR
\forall	XOR
xxH	Two-digit hexadecimal value
xxxxH	Four-digit hexadecimal value

Table 12-4. Flag Operation

Symbol	Meaning
(blank)	No change
0	Cleared to 0
1	Set to 1
×	Set or cleared, according to result.
· U	Undefined
R	Value saved earlier is restored

Table 12-5. Memory Addressing Mode

mem	00	01	10
000	BW+IX	BW+IX+disp 8	BW+IX+disp 16
001	BW+IY	BW+IY+disp 8	BW+IY+disp 16
010	BP+IX	BP+IX+disp 8	BP+IX+disp 16
011	BP+IY	BP+IY+disp 8	BP+IY+disp 16
100	IX	IX+disp 8	IX+disp 16
101	ΙΥ	IY+disp 8	IY+disp 16
110	DIRECT ADDRESS	BP+disp 8	BP+disp 16
. 111	BW	BW+disp 8	BW+disp 16

Table 12-6. 8- and 16-Bit General Register Selection

reg, reg'	W = 0	W = 1	
000	AL	AW	
001	CL	cw	
010	DL	DW	
011	· BL	BW	
100	AH	SP	
101	СН	BP	
110	DH	IX	
111	вн	ΙΥ	

Table 12-7. Segment Register Selection

sreg	
00	DS1
01	PS
10	SS
11	DS0

Instruction sets are explained in the following pages.

The number of clocks shown in the table is the time required for the execution unit to execute an instruction and is under the following conditions:

- (1) Excluding prefetch time, pre-decode time, and wait time to use the bus
- (2) It is assumed that know wait state is inserted in memory access, i.e., the number of clocks for one bus cycle is two
- (3) It is assumed that know wait state is inserted in I/O access
- (4) Primitive block transfer instruction and primitive I/O instruction include the repeat prefix
- (5) In the case of the instruction with byte processing and word processing (with W bit), the figure on the left of the / indicates the value of byte or word processing to and even address, and the figure on the right indicates the value of word processing to an odd address
- (6) The number of clocks when 16 bits are specified for the bus sizing function. To specify 8 bits double the bus cycle for the word data to an even address
- (7) Indicates the normal address mode

For the inter-block transfer instruction, refer to Table 12-8.

Table 12-8. Number of Clocks for Block Transfer Related Instructions

	Number of Clocks								
Instruction	Byte Word Processing (W = 1)								
Processing	(W = 0)	Odd, Odd Address	Odd, Even Address	Even, Even Address					
MOVBK	6/rep (6)	10/rep (10)	8/rep (8)	6/rep (6)					
СМРВК	12/rep – 1 (11)	16/rep — 1 (15)	14/rep – 1 (13)	12/rep – 1 (11)					
СМРМ	10/rep – 1 (9)	12/rep – 1 (11)	 .	10/rep - 1 (9)					
LDM	3/rep + 2 (5)	5/rep + 2 (7)		3/rep + 2 (5)					
STM	3/rep (3)	5/rep (5)		3/rep (3)					
INM	8/rep + 4 (12)	14/rep + 8 (22)	When I/O address is odd: 12/rep + 8 (20) When memory address is odd: 10/rep + 4 (14)	8/rep + 4 (12)					
ОПТМ	12/rep – 6 (6)	22/rep - 6 (16)	When I/O address is odd: 20/rep - 6 (14) When memory address is odd: 14/rep - 6 (8)	12/rep – 6 (6)					

Remark 1. Value indicated in parentheses applies only for one processing.

2. "/rep" gives the repeat count. For execution one time, the repeat count is 1.

52

■ 6427525 0086984 023 ■

	2 2			\perp	I	Ŧ	1		-				T	T	Ţ-		T	-		×	T	
SB	٥	_	+	+-	+	+	+		+		+	+	+	+	-		+			×	+-	
Flags	>			†	\dagger	+-	+		+-		+-	+-	+-	+-			-		+-	×	+-	
	AC CY V		<u> </u>									1	+-	+	+		+		+-	×	+	-
		-	-	-	+-	+	-		\bot					\perp			ፗ			×	_	
Operation		reg←reg′	(mem)←reg	reg←(mem)	mem)←lmm	reg←imm	When W = 0, AL←(dmem)	When W = 1, AH←(dmem+1), AL←(dmem)	When W = 0, (dmem)←AL	When W = 1, (dmem+1)←AH, (dmem)←AL	sreg←reg16 sreg: SS, DS0, DS1.	srag←(mem16) srag: SS, DS0, DS1	reg16←sreg	(mem16)←sreg	reg16←(mem32),	DS0←(mem32+2)	reg16←(mem32),	DS1←(mem32+2)	AH←S, Z, x, AC, x, P, x, CY	S, Z, x, AC, x, P, x, CY←AH	reg16←mem16	
	CIOCKS	8	3/2	2/2	3/5	8	5/7		3/5		2	5/7	2	3/5 (10/14		10/14		2	2	2 .6	_
Number	Dyles	7	2-4	2-4	3-6	2-3	က		က		2	5-4	~	2-4	2-4	-	2-4		-	-	2.4	
	2 1 0	reg'	шөш	mem	0 mem						reg	шеш	reg	шеш	E E		шөш				mem	
Φ.	5 4 3	reg	reg	reg	0 0 0						0 sreg	0 sreg	0 sreg	0 sreg	reg		reg				reg	
Operation Code	9 2	-	DOE .	DOE.	DOE .						-	pom 0	1 1 0	Pour	Pom		pou				Pom	
erat	-	₹	W 0	≯	*	6	≥		≥		0		0	0	0 1		0		-	0	-	
o	2	0	0	0 1	_	reg	0		1			_	0	0	0		0		-	-	0	
	6	-	-	-	0	≥	0		0		_	_	_	-	_		_		-	-	-	
	4	0	0	0	0	-	0		0	ļ	-	0	0	-	0 0		0 0			_	_	
	5	0	0	0	0	-	_	}	-	1	0	0	0	0	0		0	ļ	0	0	0	
	9	0	0	0	-	0	0		0		0	0	0	0	-		-		0	0	0	
	^	-	-	-	-	-			_		-	-	-	-	_		_		-	- ,	-	
Operand		reg, reg'	mem, reg	reg, mem	mem, imm	reg, imm	acc, dmem		dmem,acc		sreg, reg16	sreg,mem16	reg16, sreg	mem16,sreg	DS0, reg16,	mem32	DS1, reg16,	mem32	AH, PSW	PSW, AH	reg16,	mem 16
Mnemonic		MOV									·				<u> </u>	1		- 1	- 1	-	LDEA	
Group																						

■ 6427525 0086985 T6T **■**

								·			1		T]
	2 8	-					士				1									-
Flags	۵				_		- -				+	_	╁							1
ᄄ	AC CY V	\dashv									\perp							 -		4
	इ										+		+					 -		1
Operation		AL←(BW+AL)	reg+reg'	(mem)+→reg		AW↔reg16	were over a security the primitive block transfer of the	while CVV # 0, executes use primitive accountable successive bytes, and decrements (-1) CW. If any interrupt	has been on hold, the interrupt is processed. Exits from loop,	when CV ≠ 1.	Same as ahove	Exits from loop, when CY ≠ 0.		While CW ≠ 0, executes the primitive block transfer of the	successive bytes, and decrements (-1) CW. If any interrupt	has been on noid, the interrupt is processed. The man man when the primitive block transfer instruction is CMPBK or	CMPM and Z ≠ 1.	Come as above	Exits from loop, when Z ≠ 0.	
Number	Clocks	2	6	8/12		က		0	-			8		N				,	N .	
Number	Bytes	-	2	2-4		-		-				-		-					-	
	4 3 2 1 0		7007	reg mem	ı															
n Code	7 6 5			M Mod						_									0	
Operation Code	7 6 5 4 3 2 1 0			1 0 0 0 0 1 W		1 0 0 1 0 reg		0 1 1 0 0 1 0 1				0 1 1 0 0 1 0 0		11110011					11110010	
	Operand		Src-table	reg, reg.	red, mem	AW, reg16	reg16, AW													
	Mnemonic		TRANS	XCH XCH				REPC				HEPNC		REP		<u> </u>	1	 REPZ	REPNE	REPNZ
noita qu	onten OnĐ		-		sfer ii	nett e	Date			_			xite	id te	ebe	<u>–</u>		 		

Eight or more repeat prefix instructions should not be attached to non-prefix instruction. Caution

SC	28							×						×											
Flags	۷							×						×											
-	5							×						×											
	AC CY							×						×											
Operation		When W = 0, (IY)←(IX)	DIR = 0: IX←IX+1, IY←IY+1	DIR = 1: IX←IX−1, IY←IY−1	When W = 1, (IY+1,IY)←(IX+1,IX)	DIR = 0: IX←IX+2, IY←IY+2	DIR = 1: IX←IX-2, IY←IY-2	When $W = 0$, (IX) – (IY)	DIR = 0: IX←IX+1, IY←IY+1	DIR = 1: IX←IX−1, IY←IY−1	When $W = 1$, $(X+1, X) - (Y+1, Y)$	DIR = 0: IX←IX+2, IY←IY+2	DIR = 1: IX←IX-2, IY←IY-2	When W = 0, AL-(IY)	DIR = 0: IY←IY+1; DIR = 1: IY←IY−1	When $W = 1$, $AW - (IY + 1, IY)$	DIR = 0: IY←IY+2; DIR = 1: IY←IY-2	When W = 0, AL←(IX)	DIR = 0: IX←IX+1; DIR = 1: IX←IX-1	When W = 1, AW←(IX+1, IX)	DIR = 0: IX+2; DIR = 1: IX←IX-2	When W = 0, (IY)←AL	DIR = 0: IY←IY+1; DIR = 1: IY←IY−1	When W = 1, (IY+1, IY)←AW	DIB = 0: 174_1742: DIB = 1: 174_17_2
Number of Clocks				See	12-8					See	12-8				See				See				See		
Number of Bytes		-						-						-				-		· · ·		-			
Operation Code	7654321076543210	1 0 1 0 0 1 0 W						1 0 1 0 0 1 1 W	***					101011W				1010110W	1			1 0 1 0 1 0 1 W			
Operand		dst-block,	src-block					src-block,	dst-block					dst-block				src-block				dst-block			
Group		MOVBK						CMPBK						СМРМ				MQ				STM			

	7				,				i		i														
	S																								
Flags	4				-																				
u .	AC CY	L																							
	Ş							_																	
Operation		16 bit field←AW		16-bit field←AW		AW←16 bit field		AW←16 bit field		When W = 0, AL←(imm8)	When W = 1, AH←(imm8+1), AL←(imm8)	When W = 0, AL←(DW)	When W = 1, AH←(DW+1), AL←(DW)	When W = 0, (imm8)←AL	When W = 1, (imm8+1)←AH,(imm8)←AL	When W = 0, (DW)←AL	When W = 1, (DW+1)←AH,(DW)←AL	When W = 0, (IY)←(DW)	DIR = 0: IY←IY+1; DIR = 1: IY←IY−1	When W = 1, (IY+1, IY)←(DW+1, DW)	DIR = 0: IY←IY+2; DIR = 1: IY←IY-2	When W = 0, (DW)←(IX)	DIR = 0: IX←IX+1; DIR = 1: IX←IX-1	When W = 1, (DW+1,DW)←(IX+1,IX)	DIR = 0: IX←IX+2; DIR = 1: IX←IX-2
Number of Clocks	Ciocus	37-69	/39-77	37-69	/39-77	29-61	/33-63	29-61	/33-63	5/7		2/2		3/5		3/5			See	12-8			See	12-8	
Number of Bytes	Cytes	က		4		3		4		8		-		2		-		1				-			-
Operation Code	76543210	00110001		00111001		00110011		00111011	•																
ation	0	-	_	-	<u> </u>	-		-		3		3		≥		₹		3				₹			
Oper	-	l	Je J	-	reg	-	eg G	-	reg	0		0		-		-		0				-			
_	3 2	-		-	0	-		-	0	0		-		0		-		-				-			
	4	0	reg	0	0	0	Je J	0	0	0		0		0		0		0				0			
	6 5	0	_	0 0	0 -	0 0	_	0	0	-		-		-		-		-				_			
	7	0	-	0	-	0	-	0	-	-		-		-		-		0				0			
Operand	•	reg8,reg8'		reg8,imm4		reg8,reg8'		reg8,imm4		acc,imm8		acc,DW		imm8,acc		DW,acc		dst-block,	DW			DW,	src-block		
Mnemonic		INS				EXT				Z				OUT				WN				OUTM			
truction Guoné	Su		noita	unter	ni noi	je1e0	jo pje	eñ Ji£	3			u	nctic	teni	0/1					notto	nstruc	ni O\l	evitim	μd	

■ 6427525 DD86988 779 **■**

	7	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
_	S	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	<u>×</u>
Flags	4	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×
<u>"</u>	<u>></u> ک	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	` ×
ŀ	<u>ي</u>	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	
Operation		гед←гед+гед'	(mem)←(mem)+reg	reg←reg+(mem)	reg←reg+imm	(mem)←(mem)+imm	When W = 0, AL←AL+Imm When W = 1, AW←AW+Imm	reg←reg+reg'+CY	(mem)←(mem)+reg+CY	reg←reg+(mem)+CY	reg←reg+imm+CY	(mem)←(mem)+imm+CY	When W = 0, AL←AL+imm+CY When W = 1, AW←AW+imm+CY	reg←reg–reg'	(mem)←(mem)–reg	гед←гед−(тет)	reg←reg–lmm	(mem)→(mem)—imm	When W = 0, AL←AL⊣mm When W = 1, AW←AW⊣mm	reg←reg–reg'–CY	(mem)←(mem)−reg–CY	reg←reg–(mem)–CY	reg←reg–lmm–CY	(mem)←(mem)→imm~CY	When W = 0, AL←AL-Imm-CY
Number of Clocks		2	7//1	8/9	2	7/11	2	2	111/2	8/9	2	7/11	. 8	2	7/11	8/9	~	1//1	8	2	7/11	8/9	2	7/11	٥
Number of Bytes	2342	2	2-4	2-4	3-4	3-6	2-3	8	2-4	2-4	3.4	3-6	2-3	~	2-4	2-4	9-6	3-6	2-3	8	2.4	2-4	3-4	3-6	2.3
	3210	reg'	шөш	E BE	ge) (шеш		reg'	шеш	mem	ge.	шеш		reg'	mem	шөш	reg	шөш		reg'	шөш	mem	reg	шөш	
	4 3	reg	ē	Peg .	0	0		reg	reg	reg	1 0	0		reg	reg	reg	0	0		reg	reg	reg	-	_	l
<u>•</u>	2	ءً	=	=	0	0		ء	٦	_	0	0		٦	=	=	-	-		=	٦	=	0	0	
ဝိ	ဖ	-	Poe	Poe	-	Pom		-	рош	Pe	-	DOE.		-	BE	POE	-	POE		-	POE	Pole	-	PoE	
<u></u>	7	-			-			-			-		1_	-	-	Ē	-		<u> </u>	-			-		<u> </u>
peration Code	0	1 W	№	→	× ×	S €	≯	→	W 0	1 W	8	8	≯	*	№	₹	× ×	S W	3	*	≯	3	S W	X ⊗	3
ŏ	2 1	[0	0	0	0	-	0	0	0	0	0	-	5	0	0	0	0	-	0	0	-	0	0	
	3	-	0	0	0	0	0	0	0	0	0	0	0	-	-	-	0	0	-	-	-	-	0	0	
	4	0	0	0	0	0	0	-	-	-	0	0	-	0	0	0	0	0	0	-	-	-	0	0	
	ro.	٥	0	0	0	0	0	0	0	0	0	0	0	-	-	-	0	0	-	0	0	0	0	0	
	9	٥	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	7	0	0	0	-	-	0	0	0	0	-	-	<u> </u>	0	0	0	-	-	0	0	0	0	-	-	1
Operand		reg,reg'	mem,reg	reg,mem	reg,imm	mem,imm	acc,imm	reg,reg'	mem,reg	reg,mem	reg,imm	mem,imm	acc,imm	reg,reg'	mem,reg	reg,mem	reg,imm	mem,imm	acc,imm	reg.reg*	mem,reg	гед,тет	reg,imm	mem,imm	
Mnemonic		ADD						ADDC						SUB						SUBC					
Mne		\						<						S						၂ ဟ					

		- T							×	×	×	×	×	×
	7	×	×	×							×	×	×	×
	S	2	2	2					×	×			×	×
Flags	۵	2	n	3				L	×	×	×	×		×
E.	>	<u> </u>))					×	×	×	×	×	
	ઢ	×	×	×							ļ			
	Ş	D	U	⊃					×	×	×	×	×	×
Operation		dst BCD string←dst BCD string + src BCD string*	dst BCD string←dst BCD string – src BCD string*	dst BCD string - src BCD string*	reg ALL Upper Lower	mem Al. Upper Lower	reg ALL Upper Lower	mem AL Depertower	гед8←гед8+1	(mem)←(mem)+1	reg16←reg16+1	reg8←reg8–1	(mem)←(mem)−1	гед16←гед16—1
Number of Clocks	Clocks	18×n+2	18×n+2	14×n+7	6	51	£	6	N	11/2	8	8	11/2	2
Number of	Dytes	2	2	2	က	3-5	ဇ	3-5	C)	2.4	-	[°] N	2-4	-
	0	0	0	0	0	0	0	0	_	E		F20	ε	
	-	0	-	-	0	0	-	_	ĐĐ.	Hem		reg	mem	
	7	0	0	-	0	0	0	0		1				
	က	0	0	0	-	-	- .	-	0	0		-	-	,
	4	0	0	0	0	0	0	0	0	0		0	•	1
	2		-	-	-	-	-	-	0	0		0	0	
ğ	9	0	0	0	0	0	0	0	-	. प ्		-	8	
Operation Code	~	0	0	0	• ·	0	0	0	-	М	<u> </u>	<u> </u>	W mod	
흁	0	 -	-	-	-		-		0	≩		0	≥	
era	-	 	-	-	- <u>6</u>		1 1 eg	E	-	-		-	-	
ဝီ	۱	l _	_	_	_ =	- E		- E	-	-	5	-	-	reg
-	60	-	<u>-</u>	-	- 0	- 0	- 0	- 0	-	-	0	-	-	-
	1	-	0	0	0 0	0 0	0 0	0 0	-	-	0	-	-	0
	4	1	1	1		0 0	0 0	0 0	-	-	0	-	-	0
	S.	0	0	0		Į.	0 -		1	+	_	-	_	-
	9	0	0	0	0 -	0 poE	0 -	0 0	_	-	0	_	-	0
Operand	7	0	0	0	reg8 0	мет8 0 F	reg8 0	mem8	reg8	mem	reg16 (reg8	шөш	reg16
Mnemonic		ADD4S	SUB4S	CMP4S	ROL4		ROR4		INC			DEC	NIIO (5.11	
truction sroup					notioni	peration ins	BCD o			notion	ntani tnerr	entdecre	merani	

n : Half of the number of digits of BCD
• : The number of digits in BCD is specified using the CL register. Its value can range from 1 to 254.

■ 6427525 0086990 327 **■**

1	7	5			5			<u> </u>			5			_		ŀ				D			5		
- 1	s	n n			n n			U U			n n			n n			U U			nη	-		n		
SE	۵	n			D)			ב			<u></u>			כ			ב			n		
Flags		×			×						×			×			×			×			×		
	⋋	×		-	×			×			×			×			×			×			×		
<u> </u>	AC CY V	n			כ			×			×			×			×		_	×			n × n		
	-		-		_			_			_									_			_		
Operation		AW←ALxreg8	AH = 0: CY←0,V←0	AH ≠ 0: CY←1,V←1	AW←ALx(mem8)	AH = 0: CY←0,V←0	AH ≠ 0: CY←1,V←1	DW, AW←AWxreg16	$DW = 0: CY \leftarrow 0, V \leftarrow 0$	DW ≠ 0: CY←1,V←1	DW,AW←AWx(mem16)	$DW = 0: CY \leftarrow 0, V \leftarrow 0$	DW ≠ 0: CY←1,V←1	AW←ALxreg8	AH = Sign extension for AL: CY←0,V←0	AH ≠ Sign extension for AL: CY←1,V←1	AW←ALx(mem8)	AH = Sign extension for AL: CY←0,V←0	AH ≠ Sign extension for AL: CY←1,V←1	DW,AW←AWxreg16	DW = Sign extension for AW: CY←0,V←0	DW ≠ Sign extension for AW: CY←1,V←1	DW,AW←AWx(mem16)	DW = Sign extension for AW: CY←0,V←0	DW ≠ Sign extension for AW: CY←1,V←1
Number of Clocks		8			12			12			16/18			80			12			12			16/18		
Number of Bytes	20.62	2			2-4			2			2-4		-	2			2-4			2			2-4		
	2 1 0	7eg			mem			reg			mem			reg			шеш	-		reg			mem		
	9				0			0			。			_			_			_			İ		
	4	0			1			1												0			0		
	R.				0			0			_			0			0			-		•	3		
Ð	l	_			mod 1			1.			 			Ι-			\ \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			-			5		
Operation Code	9	_			Ĕ						mod 1 0			_			. mod 1			-			T pom		
je	0 7				+-			1			↓			+-						+-			 		
)ra(0			0			-			-			0			0			-			_		
ğ	-	-			-			_			_			-			-			-			-		
_	2	-			-			-			_			_			-			-			1-		
	က	0			0			0			0			0			0			0			0		
	4	-			-			-			-			-			-			-			-		
	3				-			-			-			-			-			-			-		
	9	-			-			-			 -			-			-			-			-		
	~				-			-			-			-			-			 -			-		
Operand		reg8			тетв			reg16			mem16			reg8			тетв			reg16			mem16		
Mnemonic		MULU												MUL											
itruction Group			_									noit	omis	ni no	licati	ditiui	۸								

Operation Code	n Code	-		Number of Bytes	Number of Clocks	Operation		Œ į	Flags
L	76543210	1076543210	3210				¥	> VC	P S
0	1101011	1 1 reg	reg'	က	12	reg16←reg16′ximm8	<u></u>	×	n n x
						Product ≤ 16 bits: CY←0,V←0			
						Product > 16 bits: CY←1,V←1			
0	1101011	mod reg	шеш	3-5	16/18	reg16←(mem16)ximm8	_د_))) × ×	5
						Product ≤ 16 bits: CY←0,V←0			
						Product > 16 bits: CY←1,V←1			
0	0 1 1 0 1 0 0 1 1	1 1 reg	reg'	4	12	reg16←reg16′ximm16		n n x x n	<u> </u>
						Product ≤ 16 bits: CY←0,V←0			
			_			Product > 16 bits: CY←1,V←1	-		
	0 1 1 0 1 0 0 1	mod reg	шөш	4-6	16/18	reg16←(mem16)ximm16		n n × × n	>
						Product ≤ 16 bits: CY←0,V←0			
						Product > 16 bits: CY←1,V←1			

: The second operand can be omitted. When omitted, the same register, specified for the first operand, is assumed to be specified.

■ 6427525 0086992 lTT ■

	Z	5					-			ī	5									$\overline{}$			-				-)							
ļ	ဟ	00000															-											Э					-		
Flags	٩	⊃								\Box	⊃)								n n							
E	>	5								T)									\supset								_							
	AC CY V	n									つ									n								O O							
	¥C	n									כ)								n							
Operation		lemp←AW	When temp+reg8 ≤ FFH,	AH←temp%reg8, AL←temp+reg8	When temp+reg8 > FFH,	TA←(001H,000H), TC←(003H,002H)	SP_SP_2 (SP+1 SP)←PSW IF←0 BRK←0		01 - 01 - 01 - 01 - 01 - 01 - 01 - 01 -	SP←SP-2,(SP+1,SP)←PC***,PC←TA	temp←AW	When temp+(mem8) ≤ FFH,	AH←temp%(mem8), AL←temp+(mem8)	When temp+(mem8) > FFH,	TA←(001H,000H), TC←(003H,002H)	SP_SP_2 (SP+1 SP)_PSW IF←0 BRK←0		SP←SP-2,(SP+1,SP)←PS,PS←1C	SP←SP-2,(SP+1,SP)←PC ^{Note} ,PC←TA	temp←DW,AW	When temp+reg16 ≤ FFFFH,	DW←temp%reg16, AW←temp+reg16	When temp+reg16 > FFFFH,	TA←(001H,000H), TC←(003H,002H)	SP←SP–2,(SP+1,SP)←PSW,IE←0,BRK←0	SP←SP-2,(SP+1,SP)←PS,PS←TC	SP←SP-2,(SP+1,SP)←PC ^{Non} ,PC←TA	temp←DW, AW	When temp+(mem16) ≤ FFFFH,	DW←temp%(mem16), AW←temp+(mem16)	When temp+(mem16) > FFFFH,	TA←(001H,000H), TC←(003H,002H)	SP←SP-2,(SP+1,SP)←PSW,IE←0,BRK←0	SP←SP-2,(SP+1,SP)←PS,PS←TC	SP←SP-2,(SP+1,SP)←PC ^{Mote} ,PC←TA
Number of Clocks	200	=			>		<u> </u>		9 6		15	<u>></u>			-		, (<u></u>	<u></u>	19			>	<u>-</u>	<u></u>	<u> </u>	<u> </u>	23/25 to	>		_>			<u> </u>	<u> </u>
Number of Bytos	2	2					-				2-4									2								2-4	•						
	6543210	1 1 1 0 reg						•	_		mod 1 1 0 mem		,							1 1 1 0 reg								mod 1 1 0 mem					-		
Operation Code	765432107	111101101									11110110									111101111								11110111							
Operand		reg8	•								mem8									reg16	,							mem16							
Mnemonic		DAIG									•							-													-				
truction guorá															u	oito	נוטי	su	i uc	isiv	ib b	eut	gisu	1											

Start address of DIVU instruction.

•

		*			
	7	D	D .	D	ח
	S))))	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ח	5
Flags	۵	<u> </u>	O .	Ω	ס
<u></u>	>	<u> </u>	2 .	<u> </u>	n n
-	AC CY	<u> </u>		ກ ກ	ר <u>כ</u>
	₹	<u> </u>			
Operation		temp←AW When temp+reg8 > 0 and temp+reg8 ≤ 7FH or when temp+reg8 < 0 and temp+reg8 > 0-7FH-1, AH←temp%reg8, AL←temp+reg8 When temp+reg8 > 0 and temp+reg8 > 7FH or when temp+reg8 < 0 and temp+reg8 ≤ 0-7FH-1, TA←(001H,000H), TC←(003H,002H) SP←SP-2,(SP+1,SP)←PSW,IE←0,BRK←0 SP←SP-2,(SP+1,SP)←PS,PS←TC SP←SP-2,(SP+1,SP)←PC,WW,PC←TA	temp←AW When temp+(mem8) > 0 and temp+(mem8) ≤ 7FH or when temp+(mem8) > 0 and temp+(mem8) > 0-7FH-1, AH←temp%(mem8), AL←temp+(mem8) When temp+(mem8) > 0 and temp+(mem8) > 7FH or when temp+(mem8) > 0 and temp+(mem8) ≤ 0-7FH-1, TA←(001H,000H), TC←(003H,002H) SP←SP-2,(SP+1,SP)←PSW,IE←0,BRK←0 SP←SP-2,(SP+1,SP)←PS,PS←TC SP←SP-2,(SP+1,SP)←PC,WW,PC←TA	temp←DW,AW When temp+reg16 > 0 and temp+reg16 ≤ 7FFFH or when temp+reg16 < 0 and temp+reg16 > 0-7FFFH-1, DW←temp%reg16 < 0 and temp+reg16 When temp+reg16 > 0 and temp+reg16 When temp+reg16 < 0 and temp+reg16 < 0-7FFFH-1, TA←(001H,000H),TC←(003H,002H) SP←SP-2,(SP+1,SP)←PSW,IE←0,BRK←0 SP←SP-2,(SP+1,SP)←PS,PS←TC SP←SP-2,(SP+1,SP)←PC,N™,PC←TA	temp←DW,AW When temp+(mem16) > 0 and temp+(mem16) ≤ 7FFFH or when temp+(mem16) < 0 and temp+(mem16) > 0–7FFFH–1, DW←temp%(mem16) < 0 and temp+(mem16) When temp+(mem16) > 0 and temp+(mem16) > 7FFFH or when temp-(mem16) < 0 and temp+(mem16) ≤ 0–7FFFH–1, TA←(001H,000H),TC←(003H,002H) SP←SP–2,(SP+1,SP)←PSW,IE←0,BRK←0 SP←SP–2,(SP+1,SP)←PS,PS←TC SP←SP–2,(SP+1,SP)←PC,NMP,PC,TA
Number of Clocks		11	50	24	28/30
Number of Bytes	,	2	2-4	N	2-4
	3210	reg .	- nen	- Feg	1 1
	5 4	_	mod 1 1	-	-
eration Code	9	· •	8	-	L bom
ပ	7	<u>.</u>	Ē	-	E
agi.	0	0	1 0	-	-
per	-	-	-	-	-
රි	8	-	-	-	-
	က	0	0	0	0
	4	←	-	-	~
	5	-	_	_	_
	9	-	-	-	-
	7	<u>-</u>	-		-
Operand		8694	дет.8	reg16	mem 16
Mnemonic		ΛIQ			
Struction			nottourteni n	oisivib bengiS	

Note The address following DIV instruction.

■ 6427525 0086994 T72 **■**

	Z	Σ	×	5	×	×	×		·	×	×	×	×	×	×	
Ì	S	ם ם ם ם	×	ם ח	×	×	×			×	×	×	×	×	×	
Flags	Ь	כ	×	n	×	×	×			×	×	×	×	×	×	
ŭ	>	<u> </u>	ב	> ×	×	n n	n n			×	×	×	×	×	×	
	AC CY V		> ×	×	×)	ח			×	×	×	×	×	×	
	¥	×	×	×	×	2)			×	×	×	×	×	×	
Operation		When AL A0FH > 9 or AC = 1, AL←AL+6 AH←AH+1, AC←1, CY←AC, AL←AL A0FH	When AL ∧0FH > 9 or AC = 1, AL←AL+6, AC←1 When AL > 9FH or CY = 1, AL←AL+60H, CY←1	When AL ^0FH > 9 or AC = 1, AL←AL-6, AH←AH-1, AC←1 CY←AC, AL←AL ^0FH	When AL A0FH > 9 or AC = 1, AL←AL-6, AC←1 When AL > 9FH or CY = 1, AL←AL-60H, CY←1	AH←AL+0AH, AL←AL%0AH	AH←0,AL←AHx0AH+AL	When AL < 80H, AH←0. Otherwise, AH←FFH	When AW < 8000H, DW←0. Otherwise, DW←FFFFH	гед-гед'	(төт)-гед	reg-(mem)	neg−lmm	(mem)-imm	When W = 0, AL-Imm	When W = 1, AW-imm
Number of Clocks		4	2	4		12	8	2	2	2	8/9	8/9	2	8/9	2	
Number of Bytes	2)	- :	-	-	-	2	2	1	-	2	2-4	2-4	3-4	3-6	5-3	•
n Code	76543210					00001010	0 0 0 0 1 0 1 0			1 t reg reg'	mem ger bom	W mod reg mem	W 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	W mod 1 1 1 mem		
Operation Code	76543210	0 0 1 1 0 1 1 1	0 0 1 0 0 1 1 1	0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 1 0 1 1 1 1 1 1	1 1 0 1 0 1 0 0	11010101	10011000	10011001	0 0 1 1 1 0 1 W	0 0 1 1 1 0 0 W mod	0 0 1 1 1 0 1 W r	100000 SW	1 0 0 0 0 0 8 W	0 0 1 1 1 1 0 W	
Operand										reg,reg'	төт,гөд	пед,тет	reg,imm	mem,imm	acc,imm	
Mnemonic		ADJBA	ADJ4A	ADJBS	ADJ4S	CVTBD	CVTDB	CVTBW	CVTWL	CMP						
atruction Group		noite	oprocessor instruc	всь		noi	N B IS	OO E	stsO		uoi	tourt	sui e	npar	noO	

		1		×	×	×	×	7	×	×	×		×	×	×	×	×	×	×	×	×	×	×	×	
	SZ			×	×	×	÷	-	×	÷	×		×	×	×	×	×	×	×	×	×	×	×	×	
92	<u>a</u>	-		×	×	×	×		×	×	×		×	×	×	×	×	×	×	×	×	×	×	×	
Flags	>			×	×	0	0	\neg	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	
_	5			×	×	0	0		0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	
İ	AC CY			×	×	D	<u> </u>		U	D	⊃		ב	D	n	n)	D	U	n)	U)	כ	
Operation		reg←r <u>eg</u>	(тет)←(тет)	reg←r <u>eg</u> +1	(mem)←(mem)+1	гед А гед'	(тет) А гед		reg Aimm	(mem) Almm	When W = 0, AL A imm8	When W = 1, AW Aimm16	reg←reg Areg'	(mem)→(mem) veg	reg←reg ∧(mem)	reg←reg ∧imm	(mem)←(mem) Amm	When W = 0, AL←AL ∧ Imm8 When W = 1, AW←AW ∧Imm16	reg←reg Vreg'	(mem)→(mem) vteg	reg←reg V(mem)	reg←reg Vimm	(тет)←(тет) Упт	When W = 0, AL←AL V imm8	When W = 1, AW←AW Vimm16
Number of Clocks		2	7/11	2	7/11	2	8/9		8	8/9	2		7	11//2	8/9	7	11//	2	8	7/11	8/9	2	11/2	8	
Number of Bytes	2)	2	2-4	2	2-4	7	2-4		3-4	3-6	2-3		2	2-4	2-4	3-4	3-6	2-3	8	2-4	2-4	3-4	3.6	2-3	
	2 1 0	reg	mem	reg	mem	reg	шеш		reg	Elem			reg	mem	mem	reg	TIELL			mem	шеш	Бе	mem		
	9	0	0	-					0	0						0	0		_	_	_	-	-		
	4	-	-	-	-	69	reg		0	0			reg	9	reg	0	0		reg	reg	16 16	0	0		
9	2	0	0	0	0	-			0	0			1			-	-				1	0	0		
Š	9	-	Pon	-	8	- .	8		-	Bon			-	Poli	8	-	- PO		-	B	PoE	-	E DOG	1	
5	7	<u> </u>	Ĕ	-	М тод	-	M mod		-	Ě	_		-	E	W mod	Ξ	E	 _	_	W mod	≥	3	×	>	
Operation Code	0	≥	3	*	1	*			≥	3	₹		₹	A	- ×	X 0	3	>	₹ -	0	-	0	0	W 0	
åd.	-	_	-	_	_	0	0		_	_	0		-	5	[0	0	-		٥		0	0	-	
5	2	[_	_	-	_	_	_		0	0	10		0	0	0	0	0	0	-	-	-	0	0	-	
	9	_	0	0	0	0	0		-	-	0		0	0	0	0	0	0	0	0	0	0	0	0	
	4	_	_	_	_	0	0		_		-		-	_	_	0	0	-	0	0	0	0	0	0	
	5	_	_		_	0	0		_	-	0		0	0	0	0	0	0	0	0	0	0	0	0	
	9	_		-		0	0		-	-	-		0	0	0	-	-	0	0	0	0	-	-	0	
		-	<u>-</u>	+-	-	<u> </u>	 -		Ė	Ė	+		+	Ť	Ť		+	 	1				-	T	
Operand		reg	mem	reg	шеш	reg,reg'	mem,reg	гед,тет	reg,imm	mem,imm	acc,imm		reg,reg'	mem,reg	гед,тет	reg,imm	mem,imm	acc,imm	reg,regʻ	mem,reg	reg,mem	reg,imm	mem,imm	acc,imm	
Mnemonic		NOT		NEG		TEST		_	_ -	_			AND						OR						
noitount Guore		1	nem	elqm	၀၁			<u>-</u>						ntoti	tsni	noite	neqo	Logical							

■ 6427525 0086996 845 **■**

, 8	တ							
<u>م</u>		×	×	×	×	×	×	
_ <u>-</u>	۵.	×	×	×	×	×	×	
Flags	>	0	0	0	0	0	0	
	AC CY V P	× 0 0	x 0 0	× 0 0	x 0 0	x 0 0 0	x x 0 0 0	
	8	2	_	_	>	_	2	
Operation		гед←гед ∀ гед′	(mem) ← (mem) ∀ reg	reg←reg ∀ (mem)	reg←reg ∀ imm	(mem) ← (mem) ∀ lmm	When W = 0, AL←AL ∀ Imm8	When W = 1, AW←AW ∀ imm16
Number Number of of Clocks		2	7/11	8/9	2	7/11	2	
Number of Bytes	2,000	2	2.4	2-4	3-4	3-6	2-3	
	2 1 0	reg'	mem	mem	reg	mem		
	1076543210	reg	reg	reg	0 W 1 1 1 1 0 reg	0 W mod 1 1 0 mem		
peration Code	6 5	1 W 1 1 reg	0 W mod	1 W mod reg	-	t pot		
fjour	-	-	>	>	>	>	>	<u>. </u>
era	-	_	0	-	0	0	≯	
o	2		l	1		0	-	
	6	001100	0 0 1 1 0 0	0 0 1 1 0 0	0 0 0 0 0		0	
	4	-	-	-	0	0 0 0 0	-	
	ည	-	-	-	0	0	-	
	9	0	0	0	0	0	0	
	_	0	0	0	-	-	0	
Operand		reg,reg'	mem,reg	reg,mem	reg,imm	тет,ітт	acc,imm	
		 				_		
Mnemonic		XOR						

				×	×	×	×	×	×	1		1		i	1			1	Г
ŀ	SZ	х Э	×	Ŝ	Ŝ	<u>ר</u>		<u> </u>	j			-		-		\dashv	$\neg \exists$		
<u>80</u>	d	5	5	5	5	5	ח	5	<u>ا</u>										Г
Flags	<u> </u>	n o	0	0	0	0	0	0	0							\Box			Г
_	5	0	0	0	0	0	0	0	0										Ľ
ľ	AC CY	כ	5	5	>	>	0))										
Operation		reg8 bit NO.CL = 0 : Z←1 reg8 bit NO.CL = 1 : Z←0	(mem8) bit NO.CL = 0 : Z←1 (mem8) bit NO.CL = 1 : Z←0	reg16 bit NO.CL = 0 : Z←1 reg16 bit NO.CL = 1 : Z←0	(mem16) bit NO.CL = 0 : Z←1 (mem16) bit NO.CL = 1 : Z←0	reg8 bit NO.lmm3 = 0 : Z←1 reg8 bit NO.lmm3 = 1 : Z←0	(mem8) bit NO.lmm3 = 0 : Z←1 (mem8) bit NO.lmm3 = 1 : Z←0 ·	reg16 bit NO.imm4 = 0 : Z←1 reg16 bit NO.imm4 = 1 : Z←0	(mem16) bit NO.lmm4 = 0 : Z←1 (mem16) bit NO.lmm4 = 1 : Z←0	reg8 bit NO.CL←reg8 bit NO.CL	(mem8) bit NO.CL←(mem8) bit NO.CL	reg16 bit NO.CL←reg16 bit NO.CL	(mem16) bit NO.CL←(mem16) bit NO.CL	reg8 bit NO.lmm3←reg8 bit NO.lmm3	(mem8) bit NO.imm3←(mem8) bit NO.imm3	reg16 bit NO.imm4←reg16 bit NO.imm4	(mem16) bit NO.imm4←(mem16) bit NO.imm4	T	CY←CY
Number of Clocks		4	80	4	8/10	4	80	4	8/10	4	6	4	9/13	4	6	4	9/13	* : 1st byte = 0FH	2
Number of Bytes		3	3-5	e	ය ව	4	4-6	4	4-6	3	3-5	က	3-5	4	4-6	4	4-6	*: 1st	-
	1210	geu	шөш	reg	шеш	gen (шөш	ger (mem () reg	mem (ger	тет (0 reg	0 mem	0 reg	леш (te*	
	3	0 0	0	0 0	0	0	0	0	0	0 0	0	0	0 0	0	0	0	0 0	3rd byte	
_	5 4	0	0	0	0	0	0	0	0	0	0	0) 0	0	0	0	0	က်	1
Operation Code	9	-	1	-	ļ.	-	i i	-	1	-		-	1	-		-			1
ပ္	7	-	pom	-	0 . 1 mod	-	pom 0	-	pom	-	POE	-	1 mod	-	рош	-	pom	IJ	
aţio	0		0	-	Ē	0		-	-	0	ō	-	-	0	0	-	1]	F
peri	-	0 0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	1		<
ō	2	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-		-
	က	0	0	0	0	-	-	-	-	0	0	0	0	-	-	-	-	2nd byte	٩
	4	-																2 Z	1
	2	0		1														'	1
	9	0		1		İ				Ī									:
	7	0	ļ	-	 	 	+			-	 	$\vdash\vdash$	$\vdash\vdash\vdash$		_			ا را	F
뒫			٠ پر		ರ	చ్	mem8,imm3	Ē	A FE		ا ہے ا	ا ب	귕	E .	төт8,ітт3	reg16,imm4	mem16,imm4		-
Operand		ರ	mem8,CL	reg16,CL	mem16,CL	reg8,imm3	8. ř:	reg16,imm4	mem16,imm4	reg8,CL	тетв,СL	reg16,CL	mem16,CL	reg8,imm3	i,8	6, ii	16,ir		
ð		reg8,CL	<u>E</u>	pg.	Fe F	98	E	991	E	968	190	9g	191	98	191	<u>6</u>	E E		8
		2	ļΕ	<u> </u>	ĮΕ	T &	E	<u> </u>	E	=		=	_ =]	_ =	=		=		F
흔																			
Mnemonic		-								-									1.
<u> </u>		TEST						-		NOT1									
		ı⊭								ΙŽ								Ī	Ŀ
atruction Group ≥		 																	

■ 6427525 0086998 618 **■**

T	<u>r</u>	- 1	Т		i	Ť					•	ī	- 1	Ť	1			
-	S Z	\rightarrow							-									
<u>so</u>	۵	\rightarrow	\rightarrow	\dashv	+	_		-					-					
Flags	긁									- i								
•	둜		_	_			-	-	-	-	\dashv			\dashv		-+		
	> VC C√	_		_			_			\neg			_		_			
Operation		reg8 bit NO.CL←0	(mem8) bit NO.CL←0	reg16 bit NO.CL←0	(mem16) bit NO.CL←0	reg8 bit NO.imm3←0	(mem8) bit NO imm3←0	reg16 bit NO.imm4←0	(mem16) bit NO.imm4←0	reg8 bit NO.CL←1	(mem8) bit NO.CL←1	reg16 bit NO.CL←1	(mem16) bit NO.CL←1	reg8 bit NO.imm3←1	(mem8) bit NO.imm3←1	reg16 bit NO.imm4←1	(mem16) bit NO.imm4←1	
Number of Clocks		4	6	4	9/13	4	6	4	9/13	4	6	4	9/13	4	6	4	9/13	
Number of Bytes	,	3	3.5	6	3.5	4	4-6	4	4-6	€.	3-5	6	3.5	4	4-6	4	4-6	
	1 0	reg	mem	7eg	EI BEI	60	E E	reg	шөш	99	шеш	reg	E E	reg	E GE	reg	mem	
	2				_	_	_	_	_	_	ļ	_	_	_	_	_		
	4 3	0 0	0 0	0 0	0	0	0 0	0 0	0	0	0	0 0	0 0	0	0	0 0	0 0 0	
_	5 4	0 0	0	0	0	0	0	0	0	0	0	ł	0	0	0	0	2	П
Operation Code	9			ı	1					1	l l	0		_				1
õ	~	1 1	рош 0	-	1 mod	_	D mod	-	1 1 mod	-	pom 0	-	POE		Pou O	-	0 1 mod	
tio.	0	0	-	-	=	0	6	-	-	0	6	-	=	0	-	-	=	K
era	-	_	_	-	_	-	-	-	_	0	0	0	0	0	0	0	0	l
ð	2	. 0	0	0	0	0		0	0	-	_	-	-	-	-	_	-	
	8	0	0	0	0	-	-	_	-	0	0	0	0	_	-	_	_	Ш
	4	_			_			1		1		_	Ĭ _					H
İ	5	0												ĺ				١
!	9	0		ļ	ļ	ļ	ļ	-		!		<u> </u>	1		<u> </u>		-	1
	7	0																
		 		<u> </u>	t	 	6	-	4	<u> </u>	-		t		_	-	4	ť
Ē		١.	ہر	بہ	Q	E	mem8,imm3	reg16,imm4	mem16,imm4		7	بے ا	Q	E.	mem8,imm3	reg16,imm4	mem16,imm4	ı
Operand		reg8,CL	тет8,СL	reg16,CL	mem16,CL	reg8,imm3	₩.	6,in	16,	reg8,CL	тет8,С	reg16,CL	mem16,CL	reg8,imm3	.E.	6,in	16,	1
Ö		3g8	194	9g1	196	9g8	mer.	991	E	988	Jef.	9g1	Je F	988	Te.	166	E	
		ت ا	_ =	2	E	1 2	<u> </u>	2	_ E	=	=	_ =	=	2	=	_ =	=	+
<u>.</u>		l																1
₫															•			
										F								I
liner		<u> </u>																
Mnemonic		CLR1	SET1]		
Struction Group)	CLA						ncne	1511	notre	nedo	119	•					$\frac{1}{1}$

S	CLR1	≿		0 0 0	-	2	C√←0	0	
		DIR	1 1 1 1	1 0 0	-	2	DIR←0		
ļω	SET1	≿	1111	1 0 0 1	-	2	CY←1	1	
		EE	1111	1 0 1	-	2	DIR←1		

			1 5		×	×	×	×	×
ŀ	SZ	×	×	×	×	×	×	×	×
<u></u>	۵,	×	×	×	×	×	×	×	×
Flags	_	×	×		5	ם	כ	×	×
	5	×	×	ລ ×	×	×	×	×	×
ţ	AC CY	D	>	ר	Þ	כ	<u>ک</u>	ח	5
Operation		CY←MSB of reg, reg←regx2 When MSB of reg ≠ CY, V←1 When MSB of reg = CY, V←0	CY←MSB of (mem), (mem)←(mem)x2 When MSB of (mem) ≠ CY, V←1 When MSB of (mem) = CY, V←0	temp←CL, repeats following operation, while temp ≠ 0: CY←MSB of reg, reg←regx2 temp←temp−1	temp←CL, repeats following operation, while temp ≠ 0: CY←MSB of (mem), (mem)←(mem)x2 temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←MSB of reg, reg←reg×2 temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←MSB of (mem), (mem)←(mem)x2 temp←temp−1	CY←LSB of reg, reg←reg+2 MSB of reg ≠ next bit of MSB of reg: V←1 MSB of reg = next bit of MSB of reg: V←0	CY←MSB of (mem), (mem)←(mem)+2 MSB of reg ≠ next bit of MSB of reg: V←1 MSB of reg = next bit of MSB of reg: CY, V←0
Number of Clocks		2	7/11 V	2+n 2+n 4	6/10+n t	2+n t	6/10+n t	N	7/11
Number of Bytes	,	2	5-4	8	2-4	က	3-5	8	2.4
Sode	6543210	1 1 0 0 reg	d 1 0 0 mem	1 1 0 0 reg	х 1 0 0 жет	1 1 0 0 1 19	т 0 0 шеш	1 1 0 1 reg	od 1 0 0 mem
č	~	-	Ê	-	M Mod		М	-	Ĕ
Operation Code	76543210	1 1 0 1 0 0 0 W	1 1 0 1 0 0 W mod	1 1 0 1 0 1 W	1 1 0 1 0 0 1 W	1 1 0 0 0 0 W	1 1 0 0 0 0 0 W	1 1 0 1 0 0 0 W	1 1 0 1 0 0 W mod
Operand		reg,1	mem, 1	reg,CL	mem,CL	reg,imm8	mem,imm8	reg.1	mem,1
Mnemonic					-			SH3	
etruction Group) Suj				notion	teni flidS			

n : Number of sifts

■ 6427525 0087000 974 **■**

	7	×	×	×	×	×	×	×	×	×	×
	S	×	×	×	×	×	×	×	×	×	×
Flags	Ь	×	×	×	×	×	×	×	×	×	×
Ĕ	>	n	ב	ב כ	ב	כ	D))	D	n
	AC CY	×	×	×	×	×	×	×	×	×	×
•	Ş	n	n	U	ס	<u> </u>	כ	<u>כ</u>)	ח)
Operation		temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of reg, reg←reg+2 temp←temp−1	temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)←(mem)+2 temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←LSB of reg, reg←reg+2 temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)←(mem)+2 temp←temp−1	CY←LSB of reg, reg←reg+2, V←0 MSB of operand is not affected.	CY←LSB of (mem), (mem)←(mem)+2, V←0 MSB of operand is not affected.	temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of reg, reg←reg+2 temp←temp−1, MSB of operand is not affected.	temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)+Cmem)+2 temp←temp−1, MSB of operand is not affected.	temp←lmm8, repeats following operation, while temp ≠ 0: CY←LSB of reg. reg←reg+2 temp←temp−1, MSB of operand is not affected.	temp←imm8, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)+(mem)+2 temp←temp−1, MSB of operand is not affected.
Number of	CIOCAS	2+n	6/10+n	2+0	6/10+n		7/11	2+n	6/10+n	2+n	6/10+n
Number	Dytes	6	2-4	င	S-6	G	2-4	OI .	2-4	6	3-5
Operation Code	7654321076543210	1 1 0 1 0 0 1 W 1 1 1 0 0 reg	1 1 0 1 0 0 1 W mod 1 0 0 mem	1 1 0 0 0 0 W 1 1 1 0 0 reg	1 1 0 0 0 0 W mod 1 0 0 mem	1 1 0 1 0 0 0 W 1 1 1 1 1 reg	1 1 0 1 0 0 W mod 1 1 1 mem	1 1 0 1 0 0 1 W 1 1 1 1 1 1 1 eg	1 1 0 1 0 0 1 W mod 1 1 1 mem	1 1 0 0 0 0 0 W 1 1 1 1 1 1 reg	1 1 0 0 0 0 W mod 1 1 1 mem
Operand		reg,CL	mem,CL	reg,imm8	mem,imm8	1.99,1	mem,1	reg,CL	шеш,СГ	reg,imm8	mem,imm8
duon Mnemonic	 9	SHR (cont'd)			,,,,,	Struction AH	ini thid2				
notion	tsni					,					

n : Number of sifts

	7			Γ																						
	တ																									
Flags	۵						_			_						<u> </u>			×				×			
E	> ≿	×		×			×			<u>~</u>			> ×			×			×				×			
	Ş			Ĥ																						
Operation		CY←MSB of reg, reg←regx2+CY When MSB of reg ≠ CY: V←1	When MSB of reg = CY: V←0	CY←MSB of (mem), (mem)←(mem)x2+CY	When MSB of (mem) ≠ CY: V←1	When MSB of (mem) = CY: V←0	temp←CL, repeats following operation, while temp ≠ 0:	CY←MSB of reg, reg←regx2+CY	temp←temp−1	temp←CL, repeats following operation, while temp ≠ 0:	CY←MSB of (mem), (mem)←(mem)x2+CY	temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0:	CY←MSB of reg, reg←regx2+CY	temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0:	CY←MSB of (mem), (mem)←(mem)x2+CY	temp(~temp~1	CY←LSB of reg←reg+2	MSB of reg←CY	MSB of reg ≠ next bit of MSB of reg: V←1	MSB of reg = next bit of MSB of reg: V←0	CY←LSB of (mem)←(mem)+2	MSB of (mem) ⁻ CY	MSB of (mem) π next bit of MSB of reg: V*1	MSB of (mem) = next bit of MSB of reg: V'0
Number of Clocks		8		7/11			2+n t			6/10+n t		-	2+n t			6/10+n 1		-	2	_			7/11			
Number of Sydes		2		2-4			2			2-4			က			3-5			2				2-4			
	0	reg		mem			reg			mem			reg			mem			reg				mem			
	3 2	0		0			0			0			0			0			-				-			
	4	•		0			0			0			0			0			0				0 0			
g	ß	0		0			0			0			0			0			0							
peration Code	9	-		8			-			1 W mod			_			W nod							M wod			
ţo	0 7	>		0 W mod			- W			2						3			3		-		≥			
ē	-	≫		0			-			-			X 0			0			0				0			
ဝိ	2	0		0			0			0			0			0			0				0			
	60	0		0			0			0			0			0			0				0			
	4	-		-			-			-			0			0			-				-			
	r.	0		0			0			0			0			0			0				0			
	9	-		-			-			-			-			-			_				_			
	^	-		 -			-			Ψ-			-			-			-				H			
Operand		reg,1		mem,1			reg,CL	.,		mem,CL			reg,imm8			mem,imm8			reg,1				mem,1			
Mnemonic		ROL					· -					-							ROR							
truction Group											u	otton	nsni	etste)H											

n : Number of sifts

■ 6427525 0087002 747 **■**

	7							 1
	ဟ							
Flags	۵					-		
Œ	>	×	5	n	<u> </u>	×	×	ם
	AC CY	×	×	×	×	×	×	×
	•							
Operation		temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←temp−1	temp←CL, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)←CY temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←LSB of reg, reg←reg+2 MSB of reg←CY temp←1emp−1	temp←imm8, repeats following operation, while temp ≠ 0: CY←LSB of (mem), (mem)←(mem)+2 MSB of (mem)←CY temp←1	tmpcy←CY, CY←MSB of reg reg←regx2+tmpcy When MSB of reg ≠ CY: V←1 When MSB of reg = CY: V←0	tmpcy←CY, CY←MSB of (mem) (mem)←(mem)x2+tmpcy When MSB of (mem) ≠ CY: V←1 When MSB of (mem) = CY: V←0	temp←CL, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←MBS of reg reg←regx2+tmpcy temp←temp−1
Number of Clocks	200	2+n	6/10+n	2+n	6/10+n	2	7/11	2+n
Number of Bytes	2	2	2.4	က	3.5	2	2-4	8
Operation Code	0 7 6 5 4 3 2 1 0	V 1 1 0 0 1 reg	1 W mod 0 0 1 mem	V 1 1 0 0 1 reg	0 W mod 0 0 1 mem	V 1 1 0 1 0 reg	0 W mod 0 1 0 mem	/1:1010 reg
Opera	76543210	W 1 0 1 0 1 W	V 1 0 1 0 1 1 V	1 1 0 0 0 0 W	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W 0 0 0 1 0 1 W	101000	W 1 0 0 1 W
Operand	•	reg,CL	mem,CL	гед.іттв	mem,imm8	reg.1	mem,1	reg.CL
Mnemonic		ROR (cont'd)				ROLC	•	
noitounta Group) Su				notionietation	ੇ		

n : Number of sifts

			· · · · · · · · · · · · · · · · · · ·				
	S						
SE	4						
Flags	>	>	ר	כ	×	×	D
	AC CY	×	×	×	× .	×	×
	Ş						
Operation		temp←CL, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←MSB of (mem) (mem)←(mem)x2+tmpcy temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←MSB of reg reg←regx2+tmpcy temp←temp−1	temp←imm8, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←MSB of (mem) (mem)←(mem)x2+tmpcy temp←temp−1	tmpcy←CY, CY← LSB of reg reg←reg+2 MSB of reg←tmpcy When MSB of reg ≠ next bit of MSB of: V←1 When MSB of reg = next bit of MSB of reg: V←0	tmpcy←CY, CY←LSB of (mem) (mem)←(mem)+2 MSB of (mem)+tmpcy When MSB of (mem) ≠ next bit of MSB of (mem): V←1 When MSB of (mem) = next bit of MSB of (mem): V←0	temp←CL, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy temp←temp−1
Number of Clocks		6/10+n	2+n	6/10+n	a	7/11	2+n
Number of Of	2010	2-4	e	3.5	N	2.4	ο.
Operation Code	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	1 1 0 1 0 0 1 W mod 0 1 0 mem	1 1 0 0 0 0 0 W 1 1 0 1 0 1 eg	1 1 0 0 0 0 W mod 0 1 0 mem	1 1 0 1 0 0 0 W 1 1 0 1 1 reg	1 1 0 1 0 0 W mod 0 1 1 mem	1 1 0 1 0 0 1 W 1 1 0 1 1 reg
Operand		mem,CL	reg.imm8	mem,imm8	1,00	mem.1	reg, CL
Mnemonic		ROLC (cont'd)			RORC		
ruction					Rotate instruction		

n : Number of sifts

	7		1			
	S					
Flags	П					
🖺	>	<u> </u>		>		n
	AC CY V P	×		×		×
ļi	¥					
Operation		temp←CL, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←LSB of (mem) (mem)←(mem)+2 MSB of (mem)←tmpcy	temp←temp–t	temp←limm8, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←LSB of reg reg←reg+2 MSB of reg←tmpcy	temp←temp–1	temp←imm8, repeats following operation, while temp ≠ 0: tmpcy←CY, CY←LSB of (mem) (mem)←(mem)+2 MSB of (mem)←tmpcy temp←temp−1
Number of Clocks		6/10+n	,	2+n		6/10+n
Number of Bytes		2-4		n		မ်
Operation Code	6543210	0 1 W mod 0 1 1 mem		1 0 1 1 reg		d 0 1 1 mem
) <u>-</u>	9 /)OE		_		рош ж
atio	0	≩		≯		3
bed.	2 1 0	-		0		0
Ō	N	0		0		0
	က	0		0		0
	4	-		0		0
	5	0		0		0
	9	-		-		-
	7	-		-		-
Operand		mem,CL		гед,ітт8		ாசா ,imm8
Mnemonic		RORC (cont'd)				
truction Group				notomism	etstoR	

n : Number of sifts

	7																		i			
	S																					
Flags	А 2																					
ш.	AC CY									-												
	¥C																					
Operation		SP←SP-2, (SP+1,SP)←PC	PC←PC+disp	SP←SP-2, (SP+1,SP)←PC	PC←regptr16	TA←(memptr16)	SP←SP-2, (SP+1,SP)←PC, PC←TA	SP←SP-2, (SP+1,SP)←PS, PS←seg	SP←SP-2, (SP+1,SP)←PC, PC←offset	TA←(memptr32), TB←(memptr32+2)	SP←SP-2, (SP+1,SP)←PS, PS←TB	SP←SP-2, (SP+1,SP)←PC, PC←TA	PC←(SP+1,SP)	SP←SP+2	PC←(SP+1,SP)	SP←SP+2, SP←SP+pop-value	PC←(SP+1,SP)	PS←(SP+3,SP+2)	SP←SP+4	PC←(SP+1,SP)	PS←(SP+3,SP+2)	SP←SP+4, SP←SP+pop-value
Number of Clocks		6//		6/2		11/15	-	9/13		15/23			10/12		10/12		12/26			12/26		
Number of Bytes	c) (c)	6		2		2.4		ro		2-4			-		ဇ		-			က		
Dperation Code	1076543210	0 0		1 1 1 1 0 1 0 rag		1 1 mod 0 1 0 mem		0 1 0	-	1 1 mod 0 1 1 mem			1 1		0 1 0		1 1 0			0 1 0		_
0	765432	111010		11111		1 1 1 1 1		100110		11111			1 1 0 0 0 0		1 1 0 0 0 0		1 1 0 0 1 0			110010		
Operand		near-proc		regptr16		memptr16		far-proc		memptr32					pop-value					pop-value		
fruction guoris Mnemonic		CALL							uo	itərn:	sni l	ontro	ne c	irouti	qnS							

■ 6427525 0087006 **3**92 **■**

	7																				Œ		\Box		
S.	РЅ											\rightarrow									<u>к</u>		\dashv		
Flags	>																				Œ				
	AC CY	_			-				\dashv												EE.		-		
Operation		SP←SP-2	(SP+1,SP)←(mem16)	SP←SP-2	(SP+1,SP)←reg16	SP←SP-2	(SP+1,SP)←sreg	SP←SP-2	(SP+1,SP)←PSW	Push registers on the stack	when (SP-1,SP-2)←imm8 sign expansion	SP←SP-2,S = 1, sign expansion	(SP-1,SP-2)←imm16	SP←SP-2	SP←SP+2	(тет16)←(SP-1,SP-2)	SP←SP+2	reg16←(SP-1,SP-2)	SP←SP+2 sreg: SS,DS0,DS1	sreg←(SP-1,SP-2)	SP←SP+2	PSW←(SP-1,SP-2)	Pop registers from the stack	Prepare New Stack Frame	Dispose of Stack Frame
Number of	S Clocks	6/9		3/5	-	3/2	_	3/2		20/36	3/5		3/2		5/6		212		2/1		2/2		22/38	*	8/9
Number	Bytes	2-4		-		-	•	-		-	2		ေ		2-4		-		-		-		-	4	-
Operation Code	654321076543210	1 1 1 1 1 1 1 mod 1 1 0 mem		1 0 1 0 reg		0 0 sreg 1 1 0		0 0 1 1 1 0 0		1 1 0 0 0 0 0	1101010		1 1 0 1 0 0 0		0 0 0 1 1 1 1 mod 0 0 0 mem	,	1 0 1 1 reg		0 0 sreg 1 1 1		0 0 1 1 1 0 1		1 1 0 0 0 0 1	1001000	1001001
Operand	7	mem16 1		reg16 0		sreg 0		PSW 1		0	mm8 0		imm16 0		mem16 1		reg16 0		sreg 0		PSW 1		0	imm16,imm8 1	-
Mnemonic		PUSH		1 5] <u>w</u>		<u> </u>		<u> </u>] <u>.</u> <u>=</u>				POP		1.2] <u>s</u>		1 6		ι αc	PREPARE in	DISPOSE
notion	iteni D									uoi	tount	sui n	oiter	edo s	Stack	3									•

*; When imm8 = 0: 15

When imm8 ≥ 1 : $\{15 + 8 \text{ (imm8 } - 1)\} / \{17 + 12 \text{ (imm8 } - 1)\}$

Mnemonic	c Operand			Opera	Operation Code	윤		Number of	Number of		Operation	Flags
		7 6 5	6 4 3	2 1 (9 2 0	4	3210	Dyles	SUCCES			AC CY V P S Z
	near-label	-	0	0 0	-		,	3	1	PC←PC+disp		
	short-label	-	100	0	-			2	۲.	PC←PC+ext-disp8		
	regptr16	-		-	-	0	0 reg	2	7	PC←regptr16		
	memptr16	-	-	-	E Bod	0	0 тет	2-4	11/13	PC←(memptr16)		
	far-label	-	1 0 1	0 1 0	0			ıç.	7	PS←seg		
					,					PC←offset		
	memptr32	-	1 1 1	-	1 mod	0	1 төт	2-4	13/17	PS←(memptr32+2)		
					-					PC←(memptr32)		
	short-label	0 1 1	1 1 0	0 0	0			2	6/3	If V = 1	PC←PC+ext-disp8	
BNV	short-label		0	0 0	-			8	6/3	if V = 0	PC←PC+ext-disp8	
ရှ	short-label		0	-	0			2	6/3	If CY = 1	PC←PC+ext-disp8	
BNC	short-label		0	0	_			8	6/3	If CY = 0	PC←PC+ext-disp8	
BNL												
	short-label		0	1 0	0			2	6/3	If Z = 1	PC←PC+ext-disp8	
	_											
BNE	short-label		0	0				8	6/3	#Z=0	PC←PC+ext-disp8	
BNZ						٠					•	
BNH	short-label		0	-	0			2	6/3	If CY V Z = 1	PC←PC+ext-disp8	
	short-label		0	-	_			2	6/3	If CY V Z = 0	PC←PC+ext-disp8	
	short-label		-	0				8	6/3	#S=1	PC←PC+ext-disp8	
	short-label		-	0 0	-			ä	6/9	#S=0	PC←PC+ext-dlsp8	
BPE	short-label		-	0	0			2	6/9	IIP=1	PC←PC+ext-dlsp8	
ВРО	short-label		-	0 1	1			2	6/9	If P = 0	PC←PC+ext-dlsp8	
BLT	short-label		1	1 0	0			2	6/3	if S V V = 1	PC←PC+ext-disp8	
BGE	short-label		1	1 0	-			2	6/3	If S V V = 0	PC←PC+ext-disp8	
BLE	short-label		-	-	0			7	6/3	If (S V V) V Z = 1	PC←PC+ext-disp8	
BGT	short-label	→		-	_			2	6/3	If (S V V) V Z = 0	PC←PC+ext-disp8	

Note Condition determination: True/false

■ 6427525 0087008 165 **■**

	7																				Œ	
<u>.</u>	PS		+		ļ																EC	
Flags			-		+										-						Œ	
_	AC CY V																				Œ	
	Ş		+		-																C	
Operation		$CW = CW-1$ $FC \leftarrow PC + ext - disp8$ If Z = 0 and CW \neq 0	CW = CW-1 PC←PC+ext-disp8	CW ≠ 0	CW = CW-1 PC←PC+ext-disp8	If CW ≠ 0	If CW = 0 PC←PC+ext-disp8	TA←(00DH,00CH), TC←(00FH,00EH)	SP←SP-2, (SP+1,SP)←PSW, IE←0, BRK←0	SP←SP-2, (SP+1,SP)←PS, PS←TC	SP←SP-2, (SP+1,SP)←PC ^{Note} 1, PC←TA	TA←(4n+1,4n), TC←(4n+3,4n+2) n = lmm8	SP←SP-2, (SP+1,SP)←PSW, IE←0, BRK←0	SP←SP-2, (SP+1,SP)←PS, PS←TC	SP←SP-2, (SP+1,SP)←PC ^{Note} 1, PC←TA	When V = 1,	TA←(011H,010H), TC←(013H,012H)	SP←SP-2, (SP+1,SP)←PSW, IE←0, BRK←0	SP←SP-2, (SP+1,SP)←PS, PS←TC	SP←SP-2, (SP+1,SP)←PC ^{Mon-1} , PC←TA	PC←(SP+1,SP), PS←(SP+3,SP+2),	PSW←(SP+5,SP+4), SP←SP+6
Number of Clocks		6/3	6/9	ı i	6/3	,	6/3	18/24	,			18/24				Note 2					13/19	
Number of Bytes	3	2	~		2		2	-				N		•		-					-	
Operation Code	0 7 6 5 4 3 2 1 0	0	-		0		-	0								. 0						
Орега	76543210	1 1 1 0 0 0 0	0	•	0 0 1		0 0 1	1100110				1100110				1100111					1100111	
Operand		short-labet	short-label		short-label		short-label	3				imm8 (≠3)										
Mnemonic		DBNZNE	DRN7E		DBNZ		BCWZ	BRK								BRKV					RETI	
group) sul	notto	unten	i Hər) brar	noitibr	Cor						uo	tructi	sui 1	dnue	atul					

Notes 1. Start address of the next instruction of BRK, BRKV 2. V = 1 : 20/26 V = 0 : 3

		ग																			
	U	1											_								_
Flags	2	_							\dashv												\dashv
	7 77 78	5																			
	٢	4									-				-		\dashv	-			
Operation			Note 3 When (mem32) > reg16 or (mem32+2) < reg16,	TA←(015H,014H), TC←(017H,016H)	SP←SP-2, (SP+1,SP)←PSW, IE←0, BRK←0	SP←SP-2, (SP+1,SP)←PS, PS←TC	SP←SP−2, (SP+1,SP)←PCNom4, PC←TA	CPU Halt	Poll and wait n: Number of CPBUSY pin sampling operations	IE←0	IE←1	Bus Lock Prefix	No Operation	data bus←(mem)	No Operation	data bus←(mem)	No Operation	Segment override prefix			
Number	Clocks		Note 3					2	2+2n	2	2	~	Note 2	Note 2	Note 2	Note 2	3	2			
Number	Bytes		2-4					-	-	-	-	-	2	2-4	2	2-4	1	1			
Operation Code	4 4 4 4	210/654321	0 1 0 mod reg mem					1 0 0	0 1 1	0 1 0	0 1 1	0 0 0	X X X 1 1 Y Y Y Z Z Z	X X X mod Y Y Y mem	111X11YYYZZZ	1 1 X mod Y Y y mem	0 0 0 0	1 1 0	0 1 1 0	1 1 0	1110
		76543	0 1 1 0 0	***				1 1 1 1 0	1 0 0 1	1 1 1 1	1111	1 1 1 1 0	1 1 0 1 1	1 1 0 1 1	0 1 1 0 0	0 1 1 0 0	10010	0 0 1 1 1	0 0 1 0 0	0 0 1 0 1	0 0 1 1 0
Operand			reg16,mem32		•								do-dj	fp-op,mem	do-d ₁	fp-op,mem					
Magnetic			CHKIND	<u>.</u>			···-	HALT	POLL Note 1	ō	П	BUSLOCK	FPO1Mote 1		FP02Mote 1		MOP	DSO:	DS1:	PS:	SS:
notion	nten 10	1	uc	oitou	tani	tqum	ıətul			u	uctio	tani	lottn	oo U	Cb			.g-	eqo loitor	tnən riteni	Segr

Eight or more repeat prefix instructions should not be attached to non-prefix instruction. Caution

Notes 1. If the POLL, FPO1, or FPO2 instruction is executed when the coprocessor is not connected, a coprocespor not present interrupt will be generated (interrupt vector 7).

2. The number of clocks differ depending on whether or not the coprocessor is connected.

When interrupt condition is established: (24–26)/(30–32)
 When interrupt condition is not established: 12/14

The address following CHKIND instruction.

	Z						į				
	AC CY V P S										
sgı	Р										
Flags	٧										
	CΥ										
	AC										
Operation		temp1←(imm8 x 4 + 1, imm8 x 4)	temp2←(imm8 x 4 + 3, imm8 x 4 + 2)	XA←1 ·	PC←temp1, PS←temp2	Sets expansion address mode	temp1←(imm8 x 4 + 1, imm8 x 4)	temp2←(imm8 x 4 + 1, imm8 x 4 + 2)	XA←0	PC←temp1, PS←temp2	Release expansion address mode
Number Number of of Bytes Clocks		12					12				
Number of Bytes	,	ε					က				
	0	0					0				
	-	0					0				
-	~	0					0				
	က	0					0				
	4	0									
<u>.</u>	rc.	-					-				
Operation Code	10 76543210	111100000					1 1 1 1 1 0 0 0 0				
Ĕ	~	-					-				
atic	0	-					-				
Jed.	-	-					-				
Ō	8	-					-				
	က	-					-				
	4	0					0				
	2	0					0				
	9	0					0				
	~	0					0				
Operand		imm8					imm8				
Mnemonic		BRKXA					RETXA				
struction Group	:u						ope u				

13. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA = 25°C)

Item	Symbol	Conditions	Ratings	Unit
Power supply voltage	Voo		-0.5 to +7.0 V	V
input voltage	Vı		-0.5 to Vpo+0.3	V
Clock input voltage	Vĸ		-0.5 to Vpo+1.0	V
Output voltage	Vo		-0.5 to Voo+0.3	V
Operating ambient temperature	TA		-10 to +70	•c
Storage temperature	Tesg		-65 to +150	•c

- ★ Cautions 1. Do not directly connect the output pins of two or more IC products and do not directly connect the output pins to V_{DD} or V_{CC} and GND. However, open-drain pins or open-collector pins may be connected directly. Moreover, an external circuit whose timing is designed to avoid output collision can be connected to pins that go into a high-impedance state.
 - 2. If even one of the above parameters exceeds the absolute maximum rating even momentarily, the quality of the program may be degraded. Absolute maximum ratings, therefore, are the values exceeding which the product may be physically damaged. Use the program keeping all the parameters within these rated values.

The standards and conditions shown in DC and AC Characteristics below specify the range within which the normal operation of the product is guaranteed.



DC CHARACTERISTICS (T_A = -10 to +70°C, V_{DD} = 5 V ± 10%)

Item	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VH			2.2		Vpo+0.3	v
Input voltage, low	Vu			-0.5	-	8.0	٧
CLK input voltage, high	Vкн			0.8VD0		VD0+0.5	٧
CLK input voltage, low	VĸL			-0.5		0.6	V
Output voltage, high	Vон	iон = −400µA		0.7Vpo			v
Output voltage, low	Vol	loL = 2.5mA				0.45	٧
Input leakage current, high	Ішн	VI = VDO				10	μΑ
Input leakage current, low	luc	V1 = 0V				-10	μА
Output leakage current, high	ILOH	Vo = Voo				10	μА
Output leakage current, low	ILOL	Vo = 0V				-10	μА
Latch leakage current, high	Ішн	Vin = 3.0V		-20		-200	μА
Latch leakage current, low	Іш	Vm = 0.8V		20		200	μА
Latch inverse current, $(L \rightarrow H)$	lich					200	μА
Latch inverse current, (H → L)	lirr		•			-200	μА
			16MHz		100	150	mA
		Operation	12.5MHz		75	110	mA
Supply average			10MHz		75	110	mA
Supply current	loo		16MHz		25	35	mA
		Standby	12.5MHz		20	30	mA
			10MHz		20	30	mA

Remark The power supply current during operation is almost proportional to the operation clock frequency.

CAPACITANCE (TA = 25°C, VDD = 0V)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1MHz			15	pF
I/O capacitance	Сю	unmeasured pins returned to 0V.			15	pF

AC CHARACTERISTICS (T_A = -10° C to $+70^{\circ}$ C, V_{DD} = 5 V \pm 10%)

(1) μ PD70136A-10 (operating frequency = 10 MHz)

(1/2)

Item	Symbol	Conditions	MIN.	MAX.	Unit
Clock period	tovk		100	500	ns
Clock high-level width	tккн	Vкн = 3.5V	· 39		ns
Clock low-level width	pokr	VKL = 1.7V	40		ns
Clock rise time (1.7V to 3.0V)	tkR	1.7V-3.0V		5	ns
Clock fall time (3.0V to 1.7V)	tkf	3.0V-1.7V		5	ns
Reset release delay time (Vpp VALID)	tovest		1		us
Reset setup time (CLK 1)	tsastk		15		ns
Reset hold time (CLK 1)	b HKRST		15		ns
Reset high-level width	twasth		6		toxx
CLK ↓ → BCYST delay time	tokec		5	40	ns
CLK ↓ → address delay time	toka		5	40	ns
CLK ↓ → status delay time	tokst		5	40	ns
CLK ↑ → data output delay time Note 1	tok o		5	45	ns
Floating delay time	tex		0	40	ns
CLK ↑ → DSTB output delay time	toxos	CL = 100pF	. 5	40	ns
CLK ↓ → DSTB ↑ output delay	токозн		5	40	ns
CLK ↑ → HLDAK delay time	T DKHA		5	50	ns
BCYST low-level width	tececu		tcvk-10		ns
BCYST high-level width	твсвсн		tcvк(n+1) ^{Note 2} -10		ns
DSTB low-level width	tososı		tсук(n+1) ^{Note 2} -10		ns
DSTB high-level width	tospsH		tkkL+tkR-10		ns

- ★ Notes 1. This specification applies to the delay times <1>-<3> shown below following the falling edge of the CLK signal.
 - <1> Address delay time
 - <2> BUSLOCK delay time
 - <3> Each of the following signal delay times immediately following bus hold release: A23-A0, D15-D0, M/IO, BUSST1, BUSST0, UBE, BCYST, DSTB
 - 2. 'n' means number of wait clocks to be inserted into bus cycle. However, TC cycle (+1) is added to n in the case of the coprocessor cycle.

(2/2)

					<u> </u>
item	Symbol	Conditions	MIN.	MAX.	Unit
Output float → HLDAK delay time	tonu		boxL+bcn-15		ns
Address/status → output DSTB ↓ delay time	tDADSL.		bock+box-15		ns
DSTB ↑ output → address/status hold time (write operation)	D HDSHA		txxL+txn—15		ns
DSTB ↑ output → data output delay time	toosno	CL = 100pF	boxL+bxR—15		ns
DSTB ↓ output → data output floating time	tonz	. '		0	ns
DSTB ↑ output → data output set time	touz		toxL+txn-15		ns
Address/status output → data output delay time	tDAD		boxL+bcn—15		ns
Data setup time (CLK ↓)	tsox		10		ns
Data hold time (CLK 1) Note	tнко		15		ns
Data hold time (DSTB ↑)Note	t HDSD		0		ns
Data hold time (address/status change point)	thasd		0		ns
READY setup time (CLK 1)	tsavk		10		ns
READY hold time (CLK 1)	t-ecry	-	20		ns
BS8/BS16 setup time	tsasx		10		ns
BS8/BS16 hold time	tHKBS		20		ns
HLDRQ setup time (CLK 1)	tsнок		10		ns
HLDRQ hold time (CLK 1)	traseo		20		ns
NMI, INT, CPBUSY setup time (CLK ↓)	tsıĸ		15		ns
NMI, INT, CPBUSY hold time (CLK ↓)	truci		15		ns

Note For thkD, thDSD, thASD specifications, at least one of these must be observed.

Remark

thko means data hold request specification from rising edge of clock.

thdsd and thas are data hold request specifications from DSTB and address/status change points, respectively. This means that the \overline{DSTB} and the address/status signal do not change, until the μ PD70136A completes data read operation. (Address/status means A0-A23, \overline{UBE} , $\overline{R/W}$, $\overline{M/IO}$, BUSST1, BUSST0, and AEX.)



(2) μ PD70136A-12 (operating frequency = 12.5 MHz)

(1/2)

Item	Symbol	Conditions	MIN.	MAX.	Unit
Clock period	tovk		80	500	ns
Clock high-level width	tioch .	Vкн = 3.5V	35		ns
Clock low-level width	b oxu.	VKL = 1.7V	35		ns
Clock rise time (1.7V to 3.0V)	txa	1.7V-3.0V		5	ns
Clock fall time (3.0V to 1.7V)	txF	3.0V-1.7V		5	ns
Reset release delay time (Vpo VALID)	tovast		1		μs
Reset setup time (CLK 1)	tsastk _		10		ns
Reset hold time (CLK 1)	ъкнят		15		ns
Reset high-level width	twesth		6		tcvx
CLK ↓ → BCYST delay time	токвс		5	40	ns
CLK ↓ → address delay time ^{Note 1}	toka		5	40	ns
CLK ↓ → status delay time	tokst		5	40	ns
CLK \uparrow \rightarrow data output delay time	toxo		5 .	40	ns
Floating delay time	tex		0	35	ns
CLK ↑ → DSTB output delay time	toxos	C _L = 100pF	5	40	ns
CLK ↓ → DSTB ↑ output delay time	т окозн		5	40	ns
CLK ↑ → HLDAK delay time	tokha .		5	40	ns
BCYST low-level width	tececi		tcyx-10		ns
BCYST high-level width	т всвсн		tcvk(n+1) Note 2-10		ns
DSTB low-level width	tososu		tcvк(n+1) ^{Note 2} -10		ns
DSTB high-level width	tososH		tkkL+tkR-10		ns

- ★ Notes 1. This specification applies to the delay times <1>-<3> shown below following the falling edge of the CLK signal.
 - <1> Address delay time
 - <2> BUSLOCK delay time
 - <3> Each of the following signal delay times immediately following bus hold release: A23-A0, D15-D0, M/IO, BUSST1, BUSST0, UBE, BCYST, DSTB
 - 2. 'n' means number of wait clocks to be inserted into bus cycle. However, TC cycle (+1) is added to n in the case of the coprocessor cycle.

(2/2)

	,		,	,	(2/2
Item	Symbol	Conditions	MIN.	MAX.	Unit
Output float → HLDAK delay time	t DFHA		txxL+txn-15		ns
Address/status → output DSTB ↓ delay time	tdadsi.		boxL+brR—15		ns
DSTB ↑ output → address/status hold time (write operation)	DHOSHA		boxL+bxn-15		ns
DSTB ↑ output → data output delay time	toosно .	CL = 100pF	bxxL+bxn-15		ns
DSTB ↓ output → data output floating time	touz			0	ns
DSTB ↑ output → data output set time	touz		boxL+bcR-15		ns
Address/status output → data output delay time	toad		bokL+bkR-15		ns
Data setup time (CLK ↓)	tsoк		7		ns
Data hold time (CLK ↓) Note	t нко		10		ns
Data hold time (DSTB 1)Note	tHDSD		0		ns
Data hold time Note (address/status change point)	thasd		0		ns
READY setup time (CLK 1)	tsayk		7		ns
READY hold time (CLK 1)	THKRY		15		ns
BS8/BS16 setup time	tsesk		7		ns
BS8/BS16 hold time	thices		15		ns
HLDRQ setup time (CLK 1)	tsнок		7		ns
HLDRQ hold time (CLK 1)	- тиноно		15		ns
NMI, INT, CPBUSY setup time (CLK ↓)	tsıĸ		10		ns
NMI, INT, CPBUSY hold time (CLK ↓)	traci		10		ns

Note For thko, thosp, thasp specifications, at least one of these must be observed.

Remark

tнко means data hold request specification from rising edge of clock.

thoso and thaso are data hold request specifications from $\overline{\text{DSTB}}$ and address/status change points, respectively. This means that the $\overline{\text{DSTB}}$ and the address/status signal do not change, until the $\mu\text{PD70136A}$ completes data read operation. (Address/status means A0-A23, $\overline{\text{UBE}}$, $\overline{\text{R/W}}$, $\overline{\text{M/IO}}$, BUSST1, BUSST0, and AEX.)

(3) μ PD70136A-16 (operating frequency = 16 MHz)

(1/2)

Item	Symbol	Conditions	MIN.	MAX.	Unit
Clock period	tcyk		62.5	500	ns
Clock high-level width	t ioch	Vкн ≖ 3.5V	25		ns
Clock low-level width	b oxL	VKL = 1.7V	25		ns
Clock rise time (1.7V to 3.0V)	tica	1.7V-3.0V		5	ns
Clock fall time (3.0V to 1.7V)	tics	3.0V-1.7V		5	ns
Reset release delay time (Vpo VALID)	tovest		*		μs
Reset setup time (CLK 1)	tsastk		10		ns
Reset hold time (CLK 1)	DHKRST		15		ns
Reset high-level width	twasth		6		tovk
CLK ↓ → BCYST delay time Note 1	токвс		5	40	ns
CLK ↓ → address delay time	toka		5	40	ns
CLK ↓ → status delay time	toxst		5	40	ns
CLK ↑ → data output delay time	toko		5	40	ns
Floating delay time	tex		0	30	ns
CLK ↑ → DSTB output delay time	toxos	CL = 100pF	5	40	ns
CLK ↓ → DSTB ↑ output delay time	tokosh .		5	40	ns
CLK ↑ → HLDAK delay time	tokha.		5	40	ns
BCYST low-level width	tececı		tork-10		ns
BCYST high-level width	т всвсн		tcvк(n+1) ^{Note 2} -10		ns
DSTB low-level width	tososu		tcvx(n+1) Note 2-10		ns
DSTB high-level width	tososн		txxL+txn-10		ns

- ★ Notes 1. This specification applies to the delay times <1>-<3> shown below following the falling edge of the CLK signal.
 - <1> Address delay time
 - <2> BUSLOCK delay time
 - <3> Each of the following signal delay times immediately following bus hold release: A23-A0, D15-D0, M/IO, BUSST1, BUSST0, UBE, BCYST, DSTB
 - 2. 'n' means number of wait clocks to be inserted into bus cycle. However, TC cycle (+1) is added to n in the case of the coprocessor cycle.

(2/2)

					(22)
Item	Symbol	Conditions	MIN.	MAX.	Unit
Output float → HLDAK delay time	tofha		txxL+txx-15		ns
Address/status → output DSTB ↓ delay time	tDADSL.		toxL+txn-15		ns
DSTB ↑ output → address/status hold time (write operation)	Т НОЗНА		boxL+bxn—15		ns
DSTB ↑ output → data output delay time	toosho	CL = 100pF	boxL+bxn-15		ns
DSTB ↓ output → data output floating time	tonz			0	ns
DSTB ↑ output → data output set time	touz		boxL+bxR-15		ns
Address/status output → data output delay time	toad .		boxL+bxA-15		ns
Data setup time (CLK ↓)	tsox		7		ns
Data hold time (CLK ↓) Note	texo		10		ns
Data hold time (DSTB ↑)Note	t HDSD		0		ns
Data hold time Note (address/status change point)	thaso		0		ns
READY setup time (CLK 1)	tsayx		7		ns
READY hold time (CLK 1)	t HKRY	• .	15		ns
BS8/BS16 setup time	tsasx		7		ns
BS8/BS16 hold time	texas		15		ns
HLDRQ setup time (CLK 1)	tsнак		7		ns
HLDRQ hold time (CLK 1)	t нкно		15	1	ns
NMi, INT, CPBUSY setup time (CLK ↓)	tsıx		10		ns
NMI, INT, CPBUSY hold time (CLK ↓)	t-eci		10	1	ns


Note For thko, thoso, thaso specifications, at least one of these must be observed.

Remark


tнко means data hold request specification from rising edge of clock.

thoso and thaso are data hold request specifications from \overline{DSTB} and address/status change points, respectively. This means that the \overline{DSTB} and the address/status signal do not change, until the μ PD70136A completes data read operation. (Address/status means A0-A23, \overline{UBE} , R/W, M/IO, BUSST1, BUSST0, and AEX.)


AC TEST INPUT WAVEFORMS (except CLK)



AC TEST OUTPUT MEASUREMENT POINTS




LOAD CONDITION




Caution

If load capacitance exceeds 100pF due to circuit configuration, reduce the load capacitance down to 100pF or less to this device by inserting a buffer, etc.


CLOCK TIMING



RESET TIMING



BASIC WRITE TIMING WAVEFORMS (0 wait)




Notes 1. R/W, M/ $\overline{\text{IO}}$, BUSST1, BUSST0, $\overline{\text{UBE}}$, AEX (all outputs)

2. Change range

90

■ 6427525 0087022 535 **■**


BASIC WRITE TIMING WAVEFORMS (1 wait)



Notes 1. R/ \overline{W} , M/ \overline{IO} , BUSST1, BUSST0, \overline{UBE} , AEX (all outputs)

2. Change range

BASIC READ TIMING WAVEFORMS (0 wait)




Notes 1. R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs)

2. Change range

92

6427525 0087024 308 **5**


BASIC READ TIMING WAVEFORMS (1 wait)



Notes 1. R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs)

2. Change range


BUS SIZING TIMING WAVEFORMS (0 wait)



Notes 1. R/W, M/ $\overline{\text{IO}}$, BUSST1, BUSST0, $\overline{\text{UBE}}$, AEX (all outputs)

2. Change range


BUS SIZING TIMING WAVEFORMS (1 wait)



Notes 1. R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs)

2. Change range


INTERRUPT ACKNOWLEDGE TIMING WAVEFORMS (0 wait)



Notes 1. R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs) 2. Change range


6427525 0087028 T53 **■**

INTERRUPT ACKNOWLEDGE TIMING WAVEFORMS (1 wait)



Notes 1. R/W, M/IO, BUSST1, BUSST0, ÜBE, AEX (all outputs)
2. Change range

BUS HOLD TIMING WAVEFORMS




Note A23-A0, D15-D0, M/IO, BUSST1, BUSST0, UBE, BCYST, DSTB

- * Remarks 1. If a hold cycle is executed immediately after an external I/O cycle, no idle state is inserted.
 - 2. Pins that go to high impedance on bus hold or reset are internally latched; hence they will maintain their values if not externally driven.
 - 3. If there is a hold request (high level input to the HLDRQ pin) during an I/O read cycle or memory read cycle, a hold cycle is executed with the DSTB signal at the active level (low level).


98

■ 6427525 OO&7030 601 **■**

INPUT SET UP, INPUT HOLD TIMING WAVEFORMS



BUSLOCK TIMING WAVEFORMS




Remark

When the BUSLOCK signal is output by an instruction with BUSLOCK prefix, the rising edge and falling edge do not depend on the bus cycle.

The rising edge and the falling edge are determined by the CPU's internal execution.


Refer to the timing waveform chart for the BUSLOCK signal in interrupt acknowledge cycle.

MEMORY READ CYCLE FOR COPROCESSOR (0 wait)



Note R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs)


MEMORY WRITE CYCLE FOR COPROCESSOR (0 wait)



Note R/W, M/IO, BUSST1, BUSST0, UBE, AEX (all outputs)

14. PACKAGE DRAWINGS

68 PIN PLASTIC QFJ (□950 mil)





NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
E	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
ı	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0 004
N	0.12	0.005
Р	23.12±0.20	0.910 -0.009
a	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0 10 05	0.008+0.004

68PIN CERAMIC PGA (SEAM WELD)







NOTE

Each lead centerline is located within ϕ 0.5 mm (ϕ 0.020 inch) of its true position (T.P.) at maximum material condition.

YRR	A-1	00	A - 1

ITEM	MILLIMETERS	INCHES
Α	27.94 ^{±04}	1.100-8:818
D	27.94 ^{±0.4}	1.100-8:818
E	1.27	0.050
F	2.54 (T.P.)	0.100 (T.P.)
G	2.8 ^{±0.3}	0.110-8.817
Н	0.5 MIN.	0.019 MIN.
1	2.7	0.106
J	4.57 MAX.	0.180 MAX.
K	φ1.2 ^{±0.2}	\$0.047 -8:885
L	φ0.46±0.06	\$0.018 ^{+8.887}
М	0.5	0.020

* 15. RECOMMENDED SOLDERING CONDITIONS

For the $\mu\text{PD70136A}$, soldering must be performed under the following conditions.

For details of recommended conditions for surface mounting, refer to information document "Semiconductor Device Mounting Technology Manual" (IEI-1207).

For other soldering methods, please consult with NEC sales personnel.

Table 15-1. Surface Mounting Type Soldering Conditions

 μ PD70136AL: 68-pin plastic QFJ (\square 950 mil)

Soldering Method	Soldering Conditions	Recommended Condi- tions Reference Code
Infrared reflow	Package peak temperature: 235 °C max., time: up to 30 sec. (over 210 °C), count: twice or less, restriction days: 7 (after that, 125 °C pre-bake for 36 hours is necessary) Precautions: (1) Reflow a second time should be started when the device temperature has returned to its normal state after the first reflow. (2) Avoid flux cleaning with water after the first reflow.	IR35-367-2
VPS	Package peak temperature: 215 °C, time: up to 40 sec. (over 200 °C), count: twice or less, restriction days: 7*** (after that, 125 °C pre-bake for 36 hours is necessary) Precautions: (1) Reflow a second time should be started when the device temperature has returned to its normal state after the first reflow. (2) Avoid flux cleaning with water after the first reflow.	VP15-367-2
Pin partial heating	Pin temperature: 300°C max., time: 3 seconds max. (per device)	-

Note This means the number of days after unpacking the dry pack. Storage conditions are 25°C and 65% RM max.

Caution Do not use one soldering method in combination with another. (however, pin partial heating can be performed with other soldering methods).

Table 15-2. Insertion Type Soldering Conditions

 μ PD70136AR: 68-pin ceramic PGA (seam welding)

Soldering Method	Soldering Conditions
Wave soldering (Only for pin)	Solder bath temperature: 260°C max., time: 10 seconds max.
Pin partial heating	Pin temperature: 300 °C max., time: 3 seconds max. (per pin)

Caution The wave soldering must be performed at the pin part only. Note that the solder must not be directly contacted to the package body.

104

■ 6427525 0087036 02T ■

APPENDIX DIFFERENCES IN INSTRUCTION EXECUTION OPERATION

									*	
дРD70136A	<block exception="" instruction=""> Up to 7 instructions can be stored. <other instructions=""></other></block>	Up to 7 instructions can be stored.	When 9A ≤ AL ≤ 9F	Upper 4 bits are adjusted, only when $AC = 0$	[Instruction function]	 When AL ^0FH > 9 or AC = 1, Lower 4 bits of AL register are adjusted 	 When AL > 9FH or CY = 1, Upper 4 bits of AL register are adjusted. 	 When 99H < AL < A0H and AC = 0, Upper 4 bits of AL register are adjusted 	(SP-2) ← SP-2 Note 2	SP ← (SP)
μΡD70136	<block exception="" instruction=""> Up to 3 types can be stored. <other instructions=""></other></block>	Up to 3 types can be stored. Two or more prefixes of the same type must not be attached.	When 9A ≤ AL ≤ 9F	Upper 4 bits are always adjusted	[Instruction function]	 When AL ^0FH > 9 or AC = 1, Lower 4 bits of AL register are adjusted 	 When AL > 99H or CY = 1, Upper 4 bits of AL register are adjusted. 		(SP-2) ← SP	SP ← (SP)
μΡD70108, 70116	<block instruction=""> Up to 3 instructions can be stored. <other instructions=""></other></block>	No constraints	When 9A < AL < 9F	Upper 4 bits are adjusted only when AC = 0	[Instruction function]	 When AL ^0FH > 9 or AC = 1 Lower 4 bits of AL register are adjusted 	 When AL > 9FH or CY = 1, Upper 4 bits of AL register are adjusted. 	 When 99H < AL < A0H and AC = 0, Upper 4 bits of AL register are adjusted 	(SP-2) ← SP-2	SP ← (SP)
Instruction	Number of prefix instructions		ADJ4A/ADJ4Sinstruction Note 1						PUSH SP	POP SP

Notes 1. These differences appear when adjustment is made on operation results, other than decimal data operation. (For operation between decimal data, "99AH AL 9FH and AC = 1" will not occur.)

If PUSH and POP instructions are executed on the SP register, the result left in the SP register is two less than its initial value.

Remark The following three types of prefixes are available:

Repeat

HEPC, REPNC, REPZ, REPNZ ride PS;, DS0;, DS1;, SS:

Segment override PS:, DS0.,
 Bus lock BUSLOCK

Instruction	lon	μΡD70108, 70116	дРО70136	μPD70136A
Return address for exception oriented interrupt	exception oriented	Returns to the address for the next instruction of the instruction for which the interrupt is generated (DIV, CHKIND)	Returns to the address at which the exception is generated.	Returns to the address at which the exception is generated. (However, for DIV, CHKIND exceptions, returns to the next instruction address.)
DIV error		When quotient is 80H (byte), DIV error is generated.	When quotient is 81H (byte), or 8000H (word), the normal calculation is performed.	When quotient is 80H (byte), DIV error is generated.
	Undefined instruction	·	122	Q
Interrupt vector number	Coprocessor not present	None	130	7
	μPD72291 error		128	16
POP R		Starts POP cycle 7 times	Starts POP cycle 8 times	Starts POP cycle 8 times
		[instruction function]	[Instruction function]	[Instruction function]
		IY ← (SP+1, SP)	IY ← (SP+1, SP)	IY ← (SP+1, SP)
		IX ← (SP+3, SP+2)	IX ← (SP+3, SP+2)	IX ← (SP+3, SP+2)
		BP ← (SP+5, SP+4)	BP ← (SP+5, SP+4)	BP ← (SP+5, SP+4)
			temp ← (SP+7, SP+6)Nete	temp ← (SP+7, SP+6)Note
		BW ← (SP+9, SP+8)	BW ← (SP+9, SP+8)	BW ← (SP+9, SP+8)
		DW ← (SP+11, SP+10)	DW ← (SP+11, SP+10)	DW ← (SP+11, SP+10)
		CW ← (SP+13, SP+12)	CW ← (SP+13, SP+12)	CW ← (SP+13, SP+12)
		AW ← (SP+15, SP+14)	- AW ← (SP+15, SP+14)	AW ← (SP+15, SP+14)
_		SP ← (SP+16)	SP ← (SP+16)	SP ← (SP+16)
POLL		Walts until POLL pin becomes low.	When coprocessor not present Generates coprocessor not present exception When uPD72291 is connected	 When coprocessor not present Generates coprocessor not present exception When µPD72291 is connected

Note This operation has no meaning at all.

■ 6427525 0087038 9T2 **■**