




Ejercicio 1


Ejercicio 2




D1







Ejercicio 3



Ejercicio 5-6

PT -\
Gerciaio 5)
AA AIL
Propagation delay es el cetroso maximo entres
to an emily cased dist
Contamination deley del setoció minimo entire
la entrada u salida
- Ruba portura à suma tosia mas portura grande
- Ruba costa: somatoria más pequena de tod
KOUT CONS. WING DOUTE WEST PRESENTE GET OFFI
E) Co
IR Co, t & tpd 1 1
11 tod ted
Tr-Fire 3 and + 200 = 60 cost Fi
T, - +, = 300 + Cand + Cor = NS - 70
T36- F1 = 2. 2and +301+No=130 -105 Colo Fo
T3-6-F2= Pand + 301 = 1085-40 Fr.
0 0 0 0

	topal	ted
2) A-F, = N + 2 Nand + Rand =	65	50 Cx 8
-A-G = N +201 + 2and	- 85	BONGSW-ALA
CB-F = 22ad + 200	2 (100)	80 C. F
-CB-C = 2. land + 201	2 (00)	80000
A-F = N + 2 or + word	z 85	Ce S
- A-G = N+2 Wands land	z Os	80 1 - 1
D-F = 1.2 Wand found	z 40	S3 - W - 90
-D-6 = 20Utand +2 and	E 50	(40) Cx 6
A-F = N+ 2 Wand or + End	- 85	65 Y-40
162 64 65	00 x 1	(20-5) - Y- Q5
		01 = 3-0
3) AF. = 2.20c	2 80	(GO) Cortic F,
Az-F, = Not cand +(2. Cor)	= 125	95
BF. = N + 200 +0(200 =2)	= 128	95
Be-F, = early 2001 + 2001	z (130)	95 Cat Fi
C F, = 2 and = (2 - 201)	= 110	85
D-F 2000 + 2000	- 100	40
A, -F2 = N+ Pand + 201	= (83)	65 CatiFz
81-Fr = 200 + 2 and	- 70	55
D Fz = N + eoc	= 55	(10) Cost Fr

65 50	- Constpd w of cd, Tal
4)A-W = 208	, 60 40 30 CataW
B-W= 2and + 20%.	70,0 - 55 7-90
DE-W = (2020x) + land	(10) 85 Crib M
B-X = land + loc	40 (55) Corto
B-D=N+land+lor	85 65 - 1
00 - X = (20201) +N+ Vand	(25) 95 Crib 2
CD - 2 = (2.20r) + Cand	110 85 0-0-
CD - Y = 2 and + 201	100 (55) Coxtop
CD-Y = (20206) + N	as to Crity
0-6 = N	(5) (D) Z
THE SOLL OF A L	308-5 = 14-A18
24 1251 4	ALF = Not land Horibaci

```
-// ------
                                                                 module tlm4(input wire A, B, C, output wire Y);
                                                                     m4 J2(C, ~C, ~C, C, A, B, Y);
// José Alejandro Garía Aguirre
// Digital
// lab5
                                                                 // Tabla 1 Modulo mux8_1
// Ejercicio 2 Modulo mux2_1
-// -----
                                                                  module tlm8(input wire A, B, C, output wire Y);
module m2 (output wire Y, input wire d0,d1,s);
                                                                     wire E, S;
  assign Y=s ? dl: d0;
                                                                    assign E = 1;
                                                                     assign S = 0;
endmodule
                                                                     m8 J3(Sal, E, E, S, ENT, SAL, SAL, ENT, A, B, C, Y);
// Ejercicio 2 Modulo mux4_1
module m4(output wire Y, input wire d0,d1,d2,d3,s0,s1);
                                                                 ]// -----
                                                                 // Tabla 2 Modulo mux2 1
  wire p0, p1;
                                                                 module t2m2(input wire A, B, C, output wire Y);
  m2 x0(d0,d1,s0,p1);
 m2 x1(d2,d3,s1,p2);
                                                                     m2 U1(~(B|C), ~(B&C), A, Y);
 m2 x2(p0,p1,s1,Y);
                                                                  endmodule
endmodule
                                                                 1// -----
                                                                 // Tabla 2 Modulo mux4_1
// Ejercicio 2 Modulo mux8_1
                                                                 -// -----
module m8(output wire y2, input wire d0,d1,d2,d3,d4,d5,d6,d7,s0,s1,s2); module t2m4(input wire A, B, C, output wire Y);
                                                                     m4 U2(~C, ~C&C, ~C|C, ~C, A, B, Y);
  wire p2, p3;
                                                                  endmodule
 m4 x3(d0,d1,d2,d3,s0,s1,p1);
 m4 x4(d4,d5,d6,d7,s0,s1,p2);
                                                                1// ---
 m2 x5(p2,p3,s2,y2);
                                                                 // Tabla 2 Modulo mux8_1
endmodule
                                                                 -// ---
                                                                 module t2m8(input wire A, B, C, output wire Y);
// Tabla 1 Modulo mux2_1
                                                                    wire E, S;
-// -----
                                                                    assign E = 1;
module tlm2(input wire A, B, C, output wire Y);
                                                                     assign S = 0;
                                                                     m8 U3(E, S, S, S, E, E, E, S, A, B, C, Y);
    m2 J1 (A, Y, (B~^C), (B^C));
                                                                  endmodule
endmodule
```

// Tabla 1 Modulo mux4_1

```
// José Alejandro Garía Aguirre
// Digital
// lab5 testbench
// -----
module testbench():
// Entradas
// -----
  reg A21, B21, C21, A41, B41, C41, A81, B81, C81, A22, B22, C22, A42, B42, C42, A82, B82, C82;
  wire T1M2, T1M4, T1M8, T2M2, T2M4, T2M8;
    tlm2 tl_2(A21, B21, C21, T1M2);
    tlm4 tl_4(A41, B41, C41, T1M4);
    tlm8 tl_8(A81, B81, C81, T1M8);
    t2m2 t2_2(A22, B22, C22, T2M2);
    t2m4 t2_4(A42, B42, C42, T2M4);
    t2m8 t2_8 (A82, B82, C82, T2M8);
// Tabla 1 Modulo mux2 1
-// -----
  initial begin
    $display("Tabla 1 Mux2:1");
    $display("A B C | Y");
    $display("----|--");
    $monitor("%b %b %b | %b", A21, B21, C21, T1M2);
     A21 = 0; B21 = 0; C21 = 0;
    #1 A21 = 0; B21 = 0; C21 = 1;
    #1 A21 = 0; B21 = 1; C21 = 0;
    #1 A21 = 0; B21 = 1; C21 = 1;
    #1 A21 = 1: B21 = 0: C21 = 0:
    #1 A21 = 1; B21 = 0; C21 = 1;
    #1 A21 = 1; B21 = 1; C21 = 0;
    #1 A21 = 1; B21 = 1; C21 = 1;
  end
                                                 // Tabla 2 Modulo mux2 1
// Tabla 1 Modulo mux4_1
                                                 // -----
-// ------
                                                  initial begin
  initial begin
                                                     #30
                                                     $display("\n");
    $display("\n");
                                                      $display("Tabla 2 Mux2:1");
    $display("Tabla 1 Mux4:1");
                                                     $display("A B C | Y");
    $display("A B C | Y");
                                                     $display("----|--");
                                                      $monitor("%b %b %b | %b", A22, B22, C22, T2M2);
    $display("----|--");
    $monitor("%b %b %b | %b", A41, B41, C41, T1M4);
                                                       A22 = 0; B22 = 0; C22 = 0;
     A41 = 0; B41 = 0; C41 = 0;
                                                      #1 A22 = 0; B22 = 0; C22 = 1;
    #1 A41 = 0; B41 = 0; C41 = 1;
                                                      #1 A22 = 0; B22 = 1; C22 = 0;
    #1 A41 = 0; B41 = 1; C41 = 0;
                                                      #1 A22 = 0: B22 = 1: C22 = 1:
    \#1 A41 = 0; B41 = 1; C41 = 1;
                                                     #1 A22 = 1; B22 = 0; C22 = 0;
    #1 A41 = 1; B41 = 0; C41 = 0;
                                                     #1 A22 = 1; B22 = 0; C22 = 1;
    #1 A41 = 1: B41 = 0: C41 = 1:
                                                      #1 A22 = 1; B22 = 1; C22 = 0;
    #1 A41 = 1; B41 = 1; C41 = 0;
                                                     #1 A22 = 1; B22 = 1; C22 = 1;
    #1 A41 = 1; B41 = 1; C41 = 1;
                                                    end
                                                  // Tabla 2 Modulo mux4_1
                                                 // -----
// Tabla 1 Modulo mux8_1
-----
                                                   initial begin
  initial begin
    #25
                                                     $display("\n");
                                                      $display("Tabla 2 Mux4:1");
    $display("\n");
    $display("Tabla 1 con Mux8:1");
                                                     $display("A B C | Y");
    $display("A B C | Y");
                                                     $display("----|--");
    $display("----|--");
                                                      $monitor("%b %b %b | %b", A42, B42, C42, T2M4);
    $monitor("%b %b %b | %b", A81, B81, C81, T1M8);
                                                       A42 = 0; B42 = 0; C42 = 0;
     A81 = 0; B81 = 0; C81 = 0;
                                                      #1 A42 = 0; B42 = 0; C42 = 1;
    #1 A81 = 0; B81 = 0; C81 = 1;
                                                      #1 A42 = 0; B42 = 1; C42 = 0;
    #1 A81 = 0: B81 = 1: C81 = 0:
                                                      #1 A42 = 0; B42 = 1; C42 = 1;
    #1 A81 = 0; B81 = 1; C81 = 1;
                                                     #1 A42 = 1; B42 = 0; C42 = 0;
    #1 A81 = 1; B81 = 0; C81 = 0;
                                                     #1 A42 = 1; B42 = 0; C42 = 1;
    #1 A81 = 1; B81 = 0; C81 = 1;
                                                     #1 A42 = 1; B42 = 1; C42 = 0;
    #1 A81 = 1; B81 = 1; C81 = 0;
                                                     #1 A42 = 1; B42 = 1; C42 = 1;
    \#1 A81 = 1; B81 = 1; C81 = 1;
```

```
1// -----
// Tabla 2 Modulo mux8_1
-// -----
] initial begin
    #50
    $display("\n");
    $display("Tabla 2 Mux8:1");
    $display("A B C | Y");
    $display("----|--");
    $monitor("%b %b %b | %b", A82, B82, C82, T2M8);
    A82 = 0; B82 = 0; C82 = 0;
    #1 A82 = 0; B82 = 0; C82 = 1;
    \#1 A82 = 0; B82 = 1; C82 = 0;
    #1 A82 = 0; B82 = 1; C82 = 1;
    #1 A82 = 1; B82 = 0; C82 = 0;
    #1 A82 = 1; B82 = 0; C82 = 1;
    #1 A82 = 1; B82 = 1; C82 = 0;
    #1 A82 = 1; B82 = 1; C82 = 1;
  end
  initial
   #65 $finish;
// GTKWAVE
initial begin
   $dumpfile("lab5_tb.vcd");
   $dumpvars(0, testbench);
- end
endmodule
```