








3D top side



Why on earth are A1 and B1 connected to two different PMQDs, when there are unused pins on the FPGA?

Problematic - 8 9 11 12

