IMPLEMENTATION OF UART WITH DATA ENCRYPTION USING FPGA

¹K.SURYA KUMARI, ²ADAPA V V E B DATTA, ³V N M BRAHMANANDAM K

^{1,2}Pragati Engineering College, ³V.S.L Engineering College for Women

Abstract- Physical design of a circuit is the phase that precedes the circuit. The performance of the circuit, its area, its yield, its reliability depends on the layout of the circuit. In this paper we propose TAP (Time, Area, and Power) Analysis on UART implementation with AES algorithm for secure Data Transmission and Reception. The complete design is described in Hardware Description Language (HDL) and is functionally verified using Xilinx ISE 12.1 software for Synthesis, ModelSim 6.4 for Simulation and PlanAhead for P & R (Place and Route) A comparative TAP analysis was performed in different families of Spartan and Virtex FPGAs

Index Terms- AES, encryption, decryption, Field Programmable Gate Array (FPGA), UART, Virtex.

I. INTRODUCTION

The cryptography plays an important role in the security of data transmission. The increasing need for protecting data communication has led to development of several cryptography algorithms. The National Institute for Standard and Technology (NIST) has recommended the Rijndael block cipher algorithm as the new Advanced Encryption Standard (AES) in 2000 [1]. The AES algorithm has an SPN (Substitution Permutation Network) Because of the growing requirements for high speed secure communications, the application of AES algorithm in UART (Universal Asynchronous Receiver Transmitter) module which is a widely used in serial data communication to support fullduplex serial communication is proposed here. The UART is an integrated circuit which handles the conversion between serial and parallel data [7-9]. In this proposed design each bytes of data per clock cycle is stored in a 128 bit shift register and then encrypted using AES encryption algorithm after that each encrypted bytes are shifted serially to the input of the UART transmitter. The UART transmitter takes bytes of data and transmits the individual bits in a sequential way. The reverse operation is performed in the UART receiver portion. The UART receiver re-assembles the bits into complete byte. These received bytes are serially stored in a 128 bit shift register for the AES decryption operation.

The proposed UART module is operated without parity bit, eight data bit and one stop bit. Here we choose AES-128 algorithm for encryption and decryption operation. The round transformations of AES-128 for both encryption and decryption are simulated using an iterative design approach in order to minimize the area. The rest of the paper is organized as follows. Section II discusses the basic functionality of AES algorithm and UART. Section

III describes the proposed architecture and its sub modules in details. Section IV explains the experimental results of the design. Finally section V concludes the paper.

II. PRELIMINARIES

AES Algorithm: The AES algorithm is an iterative algorithm composed of 10 rounds. After the initial secret key addition (roundkey (0)), the first 9 rounds are identical, with different the final round [10]. Each of the first 9 rounds consists of 4 transformations: SubBytes, ShiftRows, Mix-Columns and AddRoundKey. The final round excludes the Mix Columns transformation.

The above encryption scheme can be inverted to get a decryption structure. The SubBytes transformation is a non-linear byte substitution that operates independently on each byte of the State using a substitution table (S-box). This S-box is constructed by composing two transformations: multiplicative inverse in the finite field GF(28) and affine transformation.

UART: A Universal Asynchronous Receiver Transmitter (UART) is a circuit that sends parallel data through a serial line.

A UART includes a transmitter and a receiver. So, the main function of a UART is the conversion of parallel-to- serial when transmitting and serial- to-parallel when receiving. The transmitter is essentially a special shift register that loads data in parallel and then shifts it out bit by bit at a specific rate.

The receiver, on the other hand, shifts in data bit by bit and then reassembles the data. The serial line is 1 when it is idle. The transmission starts with a start bit, which is 0, followed by data bits and an optional parity bit, and ends with stop bits which are 1.

III. PROPOSED FPGA BASED ARCHITECTURE

A detailed description of the proposed combined architecture for UART module with AES crypto circuit is explained in this section. The design consists of five main units; the first unit is Encryption Function unit which loads the eight bit words per clock cycle in 128 bit serial in parallel out shift register and then encrypt the data using AES-128 encryption algorithm, after that serially transmit the eight bit encrypted word per clock cycle to the input of the UART Tx module through 128 bit parallel in 8 bit serial out shift register, the second unit is UART Tx module that frames the eight bit word coming from AES-128 encryption unit with a START bit (logic '0') at the beginning, and a STOP bit (logic 'I') at the end of the word and sends the framing information in a serial manner from the Least Significant Bit (LSB) to the Most Significant Bit (MSB).The third main module is UART Rx module which performs the reverse operation of UART_Tx module. It removes the START bit and STOP bit and collects the data in its output port as eight bit word format. Decryption Function unit, the forth unit performs the decryption operation and sends the decrypted data to the output of the UART module. Fifth unit is clock_generator module which takes two main signals (system clock and reset) as its input and generates the new clock signals. All the five basic units of the proposed architecture are shown in Fig. 1. All modules are designed using Hardware Description Language (HDL). Details of every module of the proposed UART architecture are described below.




Figure 1. Proposed UART architecture

A. Encryption Function Module

Encryption Function Module consists of three sub units, two 128 bit shift register and AES encryption module. The first serial in parallel out shift register stores the data bytes in each clock cycle and sends them to the AES-128 Encryption module for encryption. The 128 bit encrypted data is transmitted to the UART transmitter through parallel in serial out shift register. This AES Encryption module perform the encryption operation on 128bit of data using AES algorithm which is a symmetric block cipher that processes data blocks of 128 bits using three different cipher key lengths 128, 192 and 256 bits.

The proposed design supports the AES-128 Encryption.

In encryption procedure after an initial round key addition, a round function consisting of four different transformations — Sub Bytes, Shift Rows, Mix Columns and Add Round Keys are applied to the 128 bit data block as shown in the Fig. 2. This single round function is performed iteratively 10 times. In the last round of encryption the round function does not contain the Mix Column transformation.

Sub Bytes transformation replaces each byte of a state by its substitute in an s-box. The s-box is an invertible substitution table which is constructed by a composition of two transformations [2, 3]:

- 1. First, each byte is replaced with its reciprocal in GF (28) (except that0, which has no reciprocal, is replaced by itself).
- 2. Then, an affine transformation is applied.

Shift Rows transformation cyclically shifted left the bytes in the last three rows over different offsets (offset value is respective of the row it is applied, i.e. the offset of row 1 is 1, the offset of row 2 is 2, etc).




Figure 2 Iterative Architecture of AES Encryption

MixColumns transformation operates on the State column-by-column, treating each column as a four-term polynomial [11]. The columns are considered as polynomials over GF (28) and multiplied modulo x4+1 with a fixed polynomial a(x), given by

$$a(x) = \{03\} \ x3 + \{01\} \ x2 + \{01\} \ x + \{02\}$$

AddRoundKey transformation is a simple bitwise XOR operation of 128-bit state with a 128-bit round key.

Round Key Generation unit extended the initial 128 bit input key to 10 round keys of same length. Round keys are produced when a process is applied to the previously generated round key. Suppose the process is key expansion then it may be defined as

Round Keyi = Key Expansion (Round Key i+1) for 1 < i < 10; Round Key0 is the input key.

B. UART Transmitter Module

UART transmitter module ie UART_Tx that frames the eight bit word coming from AES-128 encryption unit with a START bit (logic '0') at the beginning, and a STOP bit (logic 'l') at the end of the word and sends the framing information in a serial manner from the Least Significant Bit (LSB) to the Significant Bit (MSB). The architecture of the transmitter will consist of a controller, a data register (XMT_datareg), a data shift register (XMT_shftreg) and a status register (bit_count) to count the bits that are transmitted. Load XMT datareg signal is asserted to indicate that XMT datareg now contains the data bus value and that is now transferred to the internal shift register that is XMT shftreg shown in the above Fig. 3.




Figure 3. Block diagram of UART Transmitter

C. Decryption Function Module

Decryption Function Module consists of three sub units, two 128 bit shift register and one AES decryption module. It performs the operation in the same manner like encryption function module, instead the AES-128 encryption operation it performed the AES-128 decryption operation on the received data from UART_Rx module. The individual transformations performed in the decryption process are Inv Sub Bytes, Inv Shift Rows, Inv Mix Columns and Add Round keys shown in the Fig. 4. These transformations are the inverse of the corresponding transformations in the encryption process. More details concerning the AES-128 decryption process may be found in [1].

D. UART Receiver Module

The UART receiver module that is UART_Rx performed the task of receiving the serial bit stream of data, removing the start bit and transferring the data in a parallel format to a storage register connected to the host data bus. The




Figure 4. Iterative Architecture of AES Decryption

data arrives at a standard bit rate, but it is not necessarily synchronized with the internal clock at the host of the receiver, and the transmitter's clock is not available to the receiver. This issue of synchronization is resolved by generating a local clock (Rx_clock) at a higher frequency and using it to sample the received data in a manner that preserves the integrity of the data. The UART receiver circuit includes RCV_shftreg (the shift register receiving Serial_in), RCV_datareg (the 8- bit register holding the received word) and Receiver controller to control the UART receiver circuit as shown in the Fig. 5.




Figure 5. Block diagram of UART Receiver

E. Clock Generator Module


The rate at which the data is transmitted is known as baud rate. UART receiver module (UART_Rx) operates on the frequency which is 8 times higher than transmitter. Clock generator module provides the four clock signals for UART transmitter, UART receiver, and encryption and decryption unit to maintain data integrity between the four different modules. In our design clock generator module uses 100MHz clock frequency. We chose 12500000 baud rate for our design

IV. EXPERIMENTAL RESULTS

The proposed UART design and its sub modules are implemented using Hardware Description Language [5-6] in Xilinx ISE 12.1. To minimize the hardware implementation iterative looping technique is used for AES encryption and decryption algorithm. The TAP Analysis of complete design and the AES-128 encryption and decryption algorithm for various FPGA families are shown in Table 1.

FPGA families	Setup Time (ns)	Hold time(ns)			
Spartan Family					
xc6slx100t-3fgg900	19.588(R)	0.526(R)			
	Virtex family				
xc5vsx240t-2ff1738	18.890(R)	0.300(R)			
xc5vlx330-2ff1760	5.180(R)	0.420(R)			
xc6vcx240t-2ff1156	8.867(R)	1.752(R)			
xc6vlx240tl-1Lff1759	7.016(R)	1.141(R)			


Table 1.1 TIME ANALYSIS



Graph 1.1 Comparison of Setup and Hold different families of FPGA

Parameters	xc6slx100t- 3fgg900	xc5vsx240t- 2ff1738	xc5vlx330- 2ff1760	xc6vlx240tl- 1Lff1759
No of Slice Registers	3,202	3,469	3,226	3,203
No of Slice LUTs	29,610	74,573	76,114	29,577
No used as logic	29,520	74,534	76,065	29,517
No of occupied Slices	9,161	20,573	22,493	7,927
No of LUT Flip Flop pairs used	29,648	74,758	76,270	29,583
Average Fanout of Non-Clock Nets	8.34	612	6.12	8.36


Table 1.2 AREA ANALYSIS



Graph 1.2 Comparisons of Areas

FPGA families	Power Watts			
Spartan Family				
xc6slx100t-3fgg900	0.078			
Virtex family				
xc5vsx240t-2ff1738	0.113			
xc5vlx330-2ff1760	3.359			
xc6vlx240tl-1Lff1759	1.325			
xc6vcx240t-2ff1156	1.943			

Table 1.3 Power Analysis



Graph 1.3 Comparisons of Power

CONCLUSION

This paper has presented Implementation of TAP UART with Data Encryption in various FPGA Families like Spartan and Virtex.We found that Spartan 6 is consuming less power of 0.078 (W) with compared to other families.

REFERENCES

- [1] "Advanced Encryption Standard (AES)" Federal Information Processing Standards Publication 197, Nov. 2001
- $[2] \quad http://www.xilinx.com/appnotes/FPGA_NSREC98.pdf.$
- [3] W. Kühn et. al.,FPGA based Compute Nodes for High Level Triggering in PANDA, Journal of Physics: Conference Series 119 (2008) 022027.
- [4] James H. Wiebe, AES-128 implementation on a Virtex-4 FPGA Proc. 2007 IEEE International Symposium on Signal Processing and Information Technology.
- [5] B.Singh,H.Kaur2,and H.Monga FPGA Implementation of AES Co- processor in Counter Mode proc pp. 491–496, 2010. © Springer-Verlag Berlin Heidelberg 2010
- [6] "Analysis of AES Hardware Implementations" Song J. Park Department of Electrical & Computer Engineering Oregon State University, Corvallis,
- [7] "Efficient Hardware Design and Implementation of AES Cryptosystem" PRAVIN B. GHEWARI, MRS. JAYMALA, K. PATIL AMIT B. CHOUGULE, International Journal of Engineering Science and Technology Vol. 2(3), 2010, 213-219.
- [8] "AES on FPGA from the Fastest to the Smallest" Tim Good and Mohammed Benaissa.
- [9] "HARDWARE IMPLEMENTATION OF THE IMPROVED WEP AND RC4 ENCRYPTION ALGORITHMS FOR WIRELESS TERMINALS" Panu Hämäläinen, Marko Hännikäinen, Timo Hämäläinen, and Jukka Saarinen.
- [10] "Architectures and VLSI Implementations of the AES-Proposal" Rijndael. N. Sklavos and O. Koufopavlou, IEEE TRANSACTIONS ON COMPUTERS, VOL. 51, NO. 12, DECEMBER 2002.

