


SE 3700 HW3

2. a) nMOS current: $2.508 \cdot 10^{-5} \text{ A}$
 pMOS current: $1.673 \cdot 10^{-5} \text{ A}$



b) nMOS calc:

$V_{DS} > V_{GS} - V_{TH}$: saturation

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$

$$= \frac{1}{2} 540 \frac{\text{cm}^2}{\text{V}\cdot\text{s}} \cdot 35 \frac{\text{fF}}{\mu\text{m}^2} \cdot (1) (0.8\text{V} - 0.3\text{V})^2$$

$$= \frac{1}{2} 540 \frac{\text{cm}^2}{\text{V}\cdot\text{s}} \cdot \frac{1\text{m}^2}{10^4\text{cm}^2} \cdot \frac{35\text{fF}}{\mu\text{m}^2} \cdot \frac{10^{12}\mu\text{m}^2}{1\text{m}^2} \cdot 0.25\text{V}^2$$

$$= 2.363 \cdot 10^{-4} \text{ A}$$

→ calculated current is much greater than simulated

velocity saturation

$$I_D = v_{sat} C_{ox} W (V_{GS} - V_{TH} - \frac{V_{DSAT}}{2})$$

$$= 10^5 \frac{\text{m}}{\text{s}} \cdot 35 \frac{\text{fF}}{\mu\text{m}^2} \cdot \frac{10^{12}\mu\text{m}^2}{\text{m}^2} \cdot 22\text{nm} \cdot (0.8\text{V} - 0.3\text{V} - \frac{V_{DSAT}}{2})$$

not specified



a) cont.

$$n\text{MOS } R_{DS} = \frac{0.8\text{V}}{2.508 \cdot 10^{-5} \text{ A}} = 31.9 \text{ k}\Omega$$

$$p\text{MOS } R_{DS} = \frac{0.8\text{V}}{1.673 \cdot 10^{-5} \text{ A}} = 47.82 \text{ k}\Omega$$

b) cont.

$$n\text{MOS } R_{DS} = \frac{0.8\text{V}}{2.363 \cdot 10^{-4} \text{ A}} = 3.39 \text{ k}\Omega$$




$$V_G = V_{DD}$$

$$n\text{MOS: } V_{GS} = V_{DD} - 0\text{V}$$

\hookrightarrow closed switch

$$p\text{MOS: } V_{GS} = V_{DD} - V_S = 0\text{V}$$

\hookrightarrow closed switch




$$V_G = 0\text{V}$$

$$n\text{MOS: } V_{GS} = 0\text{V}$$

\hookrightarrow open switch

$$p\text{MOS: } V_{GS} = 0\text{V} > V_{THP}$$

\hookrightarrow open switch



NOT a valid CMOS circuit \Rightarrow
 because it either shorts to GND or is completely open

4. b) The transfer function plotted in Spice was exponential and positive \rightarrow not at all what CMOS is supposed to do. It did not have clear input lows and highs and could not surpass 300 mV.

4. Subthreshold : $C_g = \boxed{C_{ox}WL + 2C_0}$ \leftarrow max capacitance
 Linear : $C_g = \boxed{C_{ox}WL + 2C_0}$
 Saturation : $C_g = \frac{2}{3}C_{ox}WL + 2C_0$

$$C_0 = \frac{1}{2}C_{ox}W(L_{drawn} - L_{effective})$$

$$= \frac{1}{2} \cdot 35 \frac{fF}{\mu m^2} \cdot 22nm (22nm - 17nm)$$


$$= \frac{1}{2} \cdot 35 \cdot 10^{-15} \frac{F}{\mu m^2} \cdot \frac{10^{12} \mu m^2}{m^2} \cdot 22 \cdot 10^{-9} m \cdot 5 \cdot 10^{-9} m$$

$$= 1.925 \cdot 10^{-18} F$$

$$C_g = C_{ox}WL_{eff} + 2C_0$$

$$= 35 \frac{fF}{\mu m^2} \cdot 22nm \cdot 17nm + 2 \cdot 1.925 \cdot 10^{-18} F$$

$$\boxed{= 1.5015 \cdot 10^{-17} F} \quad \leftarrow \text{worst case gate capacitance}$$




a) $\tau = R_{ds} C_g = 3.39k\Omega \cdot 1.5015 \cdot 10^{-17} F$
 $= 5.08 \cdot 10^{-14} s$


b) Fall time:
 $7.305 \cdot 10^{-12} - 5 \cdot 10^{-12} s$
 $= 2.3 ps$

$\tau = \frac{t_{rise}}{2.2} = 1.045 ps$
much larger

Want:




c) This tells me that there can be huge discrepancies between my hand calculations and SPICE, and that SPICE is probably much more accurate. τ




rise time: $5.475 \text{ ps} - 1.9 \text{ ps}$

$$\tau_a = \frac{t_{\text{rise}}}{2.2} = \frac{3.575 \text{ ps}}{2.2} = 1.625 \text{ ps}$$



rise time: $8.21 \text{ ps} - 2.07 \text{ ps} = 6.14 \text{ ps}$

$$\tau_b = \frac{t_{\text{rise}}}{2.2} = \frac{6.14 \text{ ps}}{2.2} = 279 \text{ ps}$$



rise time: $16.7 \text{ ps} - 2.36 \text{ ps} = 14.34 \text{ ps}$

$$\tau_c = \frac{t_{\text{rise}}}{2.2} = \frac{14.34 \text{ ps}}{2.2} = 6.52 \text{ ps}$$

d) τ_a, τ_b, τ_c are the time constants for their respective problems.

τ_c is around 4 times

τ_a , which is expected because of the width and length of the transistor being both 4 times as high, ~~more~~ increasing the capacitance by 4x.

ngspice commands:

a) tran 0.1 ps 20 ps
plot net@11 out

b) tran 1 ps 20 ps
plot net@C6 net@20

c) tran 0.1 ps 30 ps
plot net@3 out

What surprised me was that τ_b was only $1.72 \times \tau_a$. I would expect it to be 4x as well, since all the C_g 's would be in parallel, but it still seems like the output capacitance increased.