EELE 367 - Logic Design (Activity Flow & Grading Breakdown)

Module	Section / Topic / Activity	HW Points	Lab Points	Quiz Points		Project Points
Course Orientation & Syllabus	Course Logistics					
Review of Classical Digital Design	EELE 261 Review Problem Set	17				
Module 8 - VHDL (part 2)	8.1 - The Process 8.2 - Conditional Programming Constructs	6 15				
	8.3 - Signal Attributes8.4 - Test BenchesLab 8(a) - 7 Segment Decoders using if/then	6 15	25			
	8.5 - Packages Lab 8(b) - Binary Characters using case Module 8 Quiz	15	25	20		
Module 9 - Behavioral Modeling	9.1 - Modeling Seq. Storage Devices in VHDL Lab 9(a) - Ripple Counter & Character Displays	6	25			
	9.2 - Modeling FSMs in VHDL 9.3 - FSM Design Examples in VHDL Lab 9(b) - Walking 1 FSM on Char Display	6 15	25			
	9.4 - Modeling Counters Lab 9(c) - Counters using 1 Process	15	25			
	9.5 - RTL Modeling Lab 9(d) - BCD Counter Module 9 Quiz	6	25	20		
Exam #1	Exam #1 - Modules 8 & 9, Online				125	
Module 10 - Memory	10.1 - Memory Architecture & Terminology 10.2 - Non-Volatile Memory Technology 10.3 - Volatile Memory Technology 10.4 - Modeling Memory in VHDL Lab 10 - Accessing Memory Module 10 Quiz	6 6 6 15	50	10		
Module 11 - Programmable Logic	11.1 - Programmable Arrays 11.2 - Field Programmable Gate Arrays Module 11 Quiz	6 6		10		
Module 12 - Arithmetic Circuitry	12.1 - Addition 12.2 - Subtraction 12.3 - Multiplication 12.4 - Division Lab 12(a) - HEX Adder	15 6 6 6	25			
	Lab 12(b) - BCD Adder Module 12 Quiz		25	20		

Exam #2	Exam #2 - Modules 10, 11, 12, Online			125	
Module 13 - Computer Systems	13.1 - Computer Hardware13.2 - Computer Software13.3 - 8-Bit Computer Implementation13.4 - Architectural Considerations				
	Module 13 Quiz		20		
Final Project	8-Bit MicroComputer				200

Total Points: 200 250 100 250 200