Garrett Tashiro

EE 371

October 12, 2021

Lab 1 Report

Procedure

This lab was comprised of four tasks. The first task was to design an FSM for the parking lot that would tell if a car was entering, or exiting the lot, and from the design write the code for the FSM in System Verilog. The second task was to design a parameterized counter module to keep track the cars entering, or exiting the parking lot. The third task was to create a module that will display the number of cars in the parking lot on the HEX displays of the DE1_SoC board. The fourth task was to combine all of these modules in the DE1_SoC module. The parkFSM, counter, and carHexDisplay modules worked together to show the number of cars entering, or exiting the parking lot, with a max number of cars being set in the parameterized counter module. The DE1_SoC module also had GPIO to control LED's on the virtual breadboard to act as the sensors for the parking lot.

Task #1

The first task was to design an FSM for the parking lot. I read over the section for the first task a few times, looked at the picture, and then drew my own picture to help me visualize how cars would enter, or exit the parking lot. I wrote down the names/labels for each state, along with the outputs for them. Before I started drawing the state machine, I used my drawing to lay out the labels of states with what outputs they would have in what direction. Since we were given two sensors to work with, sensors a and b, I first drew a state diagram with only four states: none, A, B, and Both. I chose not to go with my first idea so I didn't have to have an internal counter inside the FSM to keep track of what the previous states were. I ended up creating an FSM with seven states: none, enterA, enterAB, enterB, exitB, exitAB, exitA. In order for a car to enter, or exit the parking lot it would start in none, trigger the first sensor, then trigger both sensors, then trigger just the second sensor, followed by triggering no sensors and ending up back in the none state. This is shown below in Figure 1.




Fig. 1: Parking Lot FSM Design

This FSM design was to have a specific sequence for entering and exiting the parking lot. The design also had to account for the possibility of a pedestrian walking through and trigger the sensors. Having the design be four specific states sequentially allowed accounted for if a pedestrian was to walk through the sensors to enter, or exit the lot, without actually increasing the number of cars in the lot. For a car to enter the lot the sequence of inputs is: $\bar{a}\bar{b}\to a\bar{b}\to a\bar{b}\to \bar{a}\bar{b}$. Once a vehicle has gone through the entering sequence the 1-bit output enter is set to 1 to signal that a car has entered the lot. For a car to exit the lot the sequence of inputs is: $\bar{a}\bar{b}\to \bar{a}b\to ab\to a\bar{b}\to \bar{a}\bar{b}$. Once a vehicle has gone through the exiting sequence the 1-bit output exit is set to 1 to signal that a car has exited the lot. The reason for choosing to have a design like this was to prevent a false positive of entry if a pedestrian was walking in, or out of the lot, or if a vehicle decided to back up before fully entering or exiting the lot. This FSM design will only count cars that have fully entered or exited the lot.

The System Verilog code for this design can be found in Appendix 1.A) parkFSM.sv. For this module I first started with the inputs and outputs that were needed by referring to the drawing of the FSM in Figure 1. Once I had my input and output logic for the module, I created seven enumerated states. I used an always_comb block with a case statement for ps (present state). Inside the always_comb block I tested conditions for each state so that the correct transition to ns (next state) was taken. After the always_comb, I had an always_ff block to update ps on the positive clock edge. If the reset switch was set to high, ps would be set to the "none" state, otherwise ps would be set to ns which was updated in the always_comb.

Task #2

For the second task I first designed the counter to have 1-bit inputs clk, reset, inc, and dec that returned 1-bit clear, full, 5-bit count as outputs. I had count holding the number 25 in binary which is 11001. I was

running into the problem of taking the 5-bits and displaying it onto two separate HEX displays. Anatoliy suggested that instead of having a single 5-bit output from the counter module that I should separate it into two different 4-bit outputs: ones and tens. Following his suggestion helped when creating the carHexDisplay module for displaying to two HEX displays. For this lab, we were told that our parking lot needed to be able to take in a max of 25 cars as a parameter, but for demonstration we could set the parameter to 5. I chose to use "total" logic that is 5-bits. with total be 5-bits, I am able to count up to 31 and surpass the parameter of 25 that was given. The counter module takes the 1-bit outputs enter and exit from parkFSM as 1-bit inputs inc and dec to increase and decrease the count. This module has 1-bit outputs clear and full, as well as 4-bit outputs ones and tens. I had the two 1-bit outputs for if the counter module was at zero, or if it was at it's parameter max. These outputs were important for the carHexDisplay module so it could display to correct output to the HEX5-HEX2. The 4-bit outputs ones and tens are important to send the count over to carHexDisplay and update HEX1-HEX0.

With having two 4-bit outputs I used and always_ff block to always update the count on the positive clock edge. I used 5-bit logic I called total to hold the total number of cars in the lot. The 4-bit outputs ones, tens, and then the 5-bit logic total were all zeroed out upon reset. If 1-bit input inc was 1 and total wasn't equal to max, the parameter for number of cars that can be in the lot, total would increase by one and 4-bit output ones was tested to see if it was at decimal value of nine. If the output ones equaled the decimal value of nine, then ones would be zeroed out, and the 4-bit output tens would increase by one, but if it wasn't equal to the decimal value of nine, then ones would increase by. This can be seen in Figure 2 below.

```
//integer total;
logic [4:0] total;
//This always_ff will count up if inc is 1, and count down if dec is 1. If the //total number of cars is at the max, the count will not increase. If the total //number of cars is at 0, the count will not decrease. Counting up and down will //update the 4-bit outputs ones and tens from 0-9.

always_ff @(posedge clk) begin
   if(reset) begin
   total <= '0;
   ones <= '0;
   tens <= '0;
   end
       else begin
               if(inc && (total != max)) begin
  total <= total + 1;</pre>
                     if(ones == 4'd9) begin
  ones <= '0;</pre>
                            tens <= tens + 1;
                     else begin
                            ones <= ones + 1;
              else if(dec && (total != 0)) begin
  total <= total - 1;</pre>
                     if(ones == 4'd0) begin
ones <= 4'd9;
                            tens <= tens - 1;
                      end
                     else begin
                            ones <= ones - 1;
                     end
              else begin
total <=
end
end
end
```

Fig. 2: Counter Module always_ff block

I designed the module to decrement in a similar to how I had the module increment. I first tested to see if the 1-bit input dec was 1 and also checked to see that the 5-bit logic total wasn't equal to zero. If total was equal to zero, then total was set to total, and if total wasn't zero then another if statement was used to test if 4-bit output ones equaled decimal zero. If ones did not equal decimal zero, then ones would be decreased by one, and if it did, then ones would be set to decimal value of nice and tens would decrease by one. This can be seen above in Figure 2.

I chose to design the counter this way so that the module could take in the parameter max, and the total number of cars could never exceed that. The total number of cars could also not go below zero. I chose to use two 4-bit outputs for ones and tens for simplicity when displaying the numbers to the HEX displays. I also made multiple test cases to be sure that the 4-bit outputs ones and tens would update properly. The full code for this counter module that was implemented can be found in Appendix 2.A) counter.sv.

Task #3

For the third task of this lab I designed a module that utilized the HEX displays called carHexDisplay. This module had 1-bit inputs clear and full that took the 1-bit output values clear and full from the counter module. The 1-bit inputs clear and full were tested to see if they either of them were 1. If clear is equal to 1, HEX5-HEX2 will display "CLEA". If full is equal to one, HEX5-HEX2 will display "FULL". If neither clear, or full were equal to 1, then HEX5-HEX2 wouldn't display anything and would be blank. I created localparam logic for numbers 0-9, the letters C, L, E, A, r, F, as well as U, and I also had one for blank which displayed nothing on the HEX displays. This can be seen below in Figure 3.

```
/Numbers for HEX displays to count number of cars
localparam logic [6:0] zero = 7'b1000000;
localparam logic [6:0] one = 7'b1111001;
localparam logic [6:0] two = 7'b0100100;
localparam logic [6:0] three = 7'b0110000
                                                                       //0
                                                                        /1
                                    three = 7'b0110000;
                                                                        .
/3
                           [6:0]
                                    four = 7'b0011001;
localparam logic
                           [6:0]
                                   five = 7'b0010010;
localparam logic
                                   six = 7'b0000010;
localparam logic
                           [6:0]
localparam logic [6:0] seven = 7'b1111000;
localparam logic [6:0] eight = 7'b0000000;
localparam logic [6:0] nine = 7'b0010000;
//Letters for hex displays to write out CLEAr and FULL
localparam logic [6:0] C = 7'b1000110;
                                                                //c
                          [6:0] L = 7 b1000110;
[6:0] L = 7 b1000111;
[6:0] E = 7 b0000110;
[6:0] A = 7 b0001101;
[6:0] R = 7 b0101111;
[6:0] F = 7 b0001110;
                                                                //L
localparam logic
                                                                //E
localparam logic
localparam logic
localparam logic
localparam logic
localparam logic [6:0] U = 7'b1000001;
localparam logic [6:0] blank = 7'b1111111;
```

Fig. 3: Letters, Numbers, and Blank used in carHexDisplay

I used an always_comb block with one case being the 4-bit input ones, and the second being the 4-bit input tens. To set what was displayed on HEXO, the 4-bit input ones was used. The case for ones went through values 0-9, and set led0 to zero-nine, respectively. The tens case was slightly different, since if the 1-bit input clear was 1 then HEX1 will display the letter 'r'. If clear wasn't 1, then HEX1 will display

'0'. Other than this one instance, the tens case is setup the same way the ones case is. These case statements can be seen in Figure 4 and Figure 5 below.

```
case(tens)
                                                      4'd0: begin
                                                             if(clear == 1) begin
                                                                led1 = R;
                                                                led0 = zero;
                                                             end
always_comb begin
   case(ones)
                                                             else begin
                                                                led1 = zero;
      4'd0: begin
                                                             end
             led0 = zero;
                                                      end
      end
                                                      4'd1: begin
      4'd1: begin
                                                             led1 = one;
             ledO = one;
                                                      end
      end
                                                      4'd2: begin
      4'd2: begin
                                                             led1 = two;
             led0 = two;
                                                      end
      end
                                                      4'd3: begin
      4'd3: begin
                                                             led1 = three;
             leďO = three;
                                                      end
      end
                                                      4'd4: begin
led1 = four;
      4'd4: begin
             leďO = four;
                                                      end
      end
                                                      4'd5: begin
led1 = five;
      4'd5: begin
led0 = five;
                                                      end
      end
                                                      4'd6: begin
      4'd6: begin
                                                             leď1 = six;
             led0 = six;
                                                      end
      end
                                                      4'd7: begin
      4'd7: begin
                                                             leď1 = seven;
             leď0 = seven;
                                                      end
      end
                                                     4'd8: begin
led1 = eight;
      4'd8: begin
             led0 = eight;
                                                      end
      end
                                                      4'd9: begin
led1 = nine;
      4'd9: begin
             led0 = nine;
                                                      end
      end
                                                      default: begin
   led1 = 7'bx;
      default: begin
             1ed0 = 7'bx;
                                                      end
      end
                                                  endcase
   endcase
                                               end
```

Fig. 4: Case Statement for "ones"

To Set Output to HEXO

Fig. 5: Case Statement for "tens"

To Set Output to HEX1

I used a second always_comb block that tested if clear was equal to 1, if full was equal to one, or neither of them were one. This always_comb is where I set the outputs for HEX5-HEX2. One reason why I had localparam's for each number, letter, or blank space used, was to just type out the 7-bits for each of those once. I already had a few of the letters, and all of the numbers from a lab in 271, so I just copied those over. I felt like using localparam's made the code inside the case statements a bit nicer, and easier to read. Another reason as to why I implemented the module this way was I switched from having a 5-bit output in my counter module, to having two 4-bit outputs. This required two sets of case statements to set two separate HEX displays. The full code for this module can be found in Appendix 3.A) carHexDisplay.sv.

Task #4

Task 4 is where I put everything together that I made prior in the top module DE1_SoC. I brought each module from tasks 1-3, and well as a double DFF module I made in 271 to prevent metastability. Since I had use the GPIO pins and a breadboard for this part of the virtual lab, I knew I needed to have three 1-bit logics for the switches. SWA, SWB, and reset were set to pins for GPIO_0. SWA was set to GPIO_0[6], SWB was set to GPIO_0[7], and reset was set to GPIO_0[5]. Since I need output to two LED's from the switches, I had GPIO_0[26] = SWA, and GPIO_0[27] = SWB. This allowed the switches to give input to the system through pins 6 and 7, and then output signal to pins 26 and 27 for the LED's. For the setup on the breadboard, the left switch is SWA, the middle-upper switch is reset, and the right switch is SWB. The LED associated with SWA is the one on the left, while the LED associated with SWB is the one on the right. I also color coordinated the wires: yellow is for SWA/sensor A, green is for SWB/sensor B, and reset has the red wire. My breadboard setup can be seen below in Figure 6.




Fig. 6: Breadboard Setup for LED's and Switches

Once I had the inputs from the switches set, I began creating the parking lot sensor system. I first started by creating logic to hold input and output values from each module. I then passed the switch inputs through a double DFF. The outputs sensorA and sensorB from the double DFF's were passed into parkFSM (the parking lot FSM). With the switches passed into parkFSM, the outputs entering and exiting could be 1 or 0 depending on the sequence in which the switches were flipped. These outputs from the FSM were passed to the counter module. The counter module would increase, or decrease depending on if entering, or exiting were 1. This would change the outputs from the counter module, and pennies, and/or dimes would increase, or decrease, depending on if the system was at 0, or the max value based on the parameter. The outputs allOpen, and allFull would change along with the count as well. The counter modules outputs were then passed to the carHexDisplay module. Using what was passed to carHexDisplay, the seven-segment HEX displays, HEX5-HEX0, were updated according to display if the lot was clear, full, as well as the number of cars in it. A block diagram for DE1_SoC is shown below is Figure 7. The full code for the DE1_SoC module can be found in Appendix 4.A) DE1_SoC.sv.




Fig 7: Block Diagram of DE1_SoC Module

Results

Task #1

For the first task of creating the parking lots FSM, I created a testbench that first tested if there was a pedestrian entering the parking lot. I simulated this by triggering only one sensor at a time starting with sensor a, then sensor b. Each sensor is only triggered for one clock cycle, and both were not triggered at the same time, thus, simulating a person walking through the sensor. Next, I simulated a car entering the parking lot, which triggered the same sensors as the pedestrian, but there was a point both sensors were triggered. This causes "enter" to go high for one clock cycle. After that I tested a car exiting the parking lot. Finally, I finished by having a car go through most of the for entering and exiting to be sure that a car could back up and not enter/exit the lot without having enter, or exit go high. All of this can be seen below in Figure 8.




Fig. 8: Simulation of Parking Lot FSM for Different Test Cases

The results from the testbench for Task #1 were as expected. For the pedestrian, both sensors would need to be triggered at the same time after one sensor was trigger, followed by just the second sensor triggered prior to no sensors triggered to be able to have enter, or exit go high for one clock cycle. This is demonstrated with second and third tests with a car triggering the first sensor, both sensors, the second sensor, and then no sensors. This will cause enter, or exit to go high for one clock cycle. The last two tests also resulted in expected behavior, because they don't transition the same way the car entering, and exiting does in the second and third test.

Task #2

The second task was to create a counter module for the system to keep track of cars in the parking lot. I set the parameter max to 11 for this testbench. I first set inc high for one clock cycle. This caused clear to go to 0, and ones to increase by one. Next, I set dec high for three clock cycles. This was to test if ones would decrease after being at 0. I then set inc high for 13 clock cycles to have the max number of cars in the lot so full would go high, and made sure the count didn't exceed the parameter max. These tests can be seen below if Figure 9.




Fig. 9: Simulation of the Counter Module for Different Test Cases

The results from this testbench for Task #2 were as expected. If ones and tens are both 0, then clear will be high, and if you try to decrease while ones is '0 and clear is high then nothing will happen. Similarly, you can increase to the max, ones and tens will increase accordingly. Once the max is hit, full is set high, and ones/tens don't increase anymore.

Task #3

The third task I made a module that could display the number of cars in the lot to the seven-segment HEX displays. I first tested when clear was high to see if HEX5-HEX0 would display "CLEAr0" since there were no cars in the lot and it was clear. I then increased ones and tens all the way up to 15 and set full high to see if the HEX displays would display the correct numbers accordingly. I repeated this test, but in reverse order and decreased from 15 to 0. I first set full low and decreased ones and tens to 0. These tests can be seen below in Figure 10.




Fig. 10: Simulation of carHexDisplay Module to Visualize HEX Display Updating

The results from this testbench for Task #3 were as expected. If clear is high, HEX5-HEX0 display correctly. If full is high, HEX5-HEX0 display correctly. Increasing, and decreasing ones and tens updates HEX1-HEX0 correctly. If ones and tens are both not 0, and full is low, then HEX5-HEX2 are all ones to produce a blank display.

Task #4

For Task #4, everything was put together in DE1_SoC. I first tested for a pedestrian to make sure the FSM didn't update. I then had 5 cars enter the lot until the parameter max was reached to see if the HEX displays would display correctly. I then tested 5 cars leaving the lot to reach 0 cars total in the lot to see

if the HEX displays would update accordingly. These three tests that I simulated can be seen below in Figure 11.




Fig. 11: Simulation of Top Module DE1 SoC

The results from this testbench for Task #4 were as expected. I ran three tests to be sure that the pedestrian wouldn't increase the cars in the lot, that cars could enter the lot which would increase the count to HEX0-HEX1 until the max was reach and then HEX5-HEX2 would display "FULL", and then cars leaving the lot would update HEX1-HEX0 with the count until no cars were left and then HEX5-HEX1 displayed "CLEAr". The HEX displays updated like they should. When there were no cars in the lot, "CLEAr" was displayed on HEX5-HEX1 and HEX0 display 0. As cars entered, HEX5-HEX2 displayed nothing and were blank. Once the max number of cars entered HEX5-HEX2 displayed "FULL" and HEX1-HEX0 displayed the count. Each HEX display updated as it was expected to as cars entered, and exited the lot.

Final Project

The goal of this project was to create a parking lot sensor that detects when a car enters, or exits the parking lot. The system was supposed to keep track of the number of cars in the parking lot. This lab was different since it was virtual, and since we used GPIO_0, which I hadn't written code for before. The use of an FSM in System Verilog was a nice refresher to how they work, and it was a bit challenging trying to remember this programming language, and how to use ModelSim. This lab helped me remember things from Spring quarter when I took EE 271. I learned some new tricks with ModelSim, as well as System Verilog code.

My lab produced the results I was working towards, and I believe I was able to complete the requirements in doing so. The system accounts for cars entering, and exiting, I used a parameterized module, which I had not written one before, and the case for a pedestrian was taken care of and doesn't cause the count of cares to increase, or decrease.

Appendix: System Verilog Code

1.A) parkFSM.sv

```
Garrett Tashiro
             october 7, 2021
  3
                   371
           //Lab 1, Task 1
 4
          //Module parkFSM takes 1-bit clk, reset, a, and b as input logic and returns 1-bit enter, and exit
//as outputs. This module implements a parking lot gate with two sensors to detect is a car is
//leaving, or entering the parking lot.
module parkFSM(clk, reset, a, b, enter, exit);
   input logic    clk, reset, a, b;
   output logic    enter, exit;
  8
enum{none, enterA, enterAB, enterB, exitB, exitAB, exitA} ps, ns;
                     //This always_comb is for the parking lots FSM that takes in seven states.
//The transition between states is triggered by the 1-bit inputs from
//a and b. The FSM starts in state none.
always_comb begin
                          case(ps)
        none: begin
                                         if(a == 1 && b == 0) begin //Start enter sequence
  exit = 0;
  enter = 0;
                                              ns = enterA;
                                          else if(a == 0 \&\& b == 1) begin //Start exit sequence
                                              exit = 0;
enter = 0;
                                         else begin //Stay in none
  exit = 0;
  enter = 0;
                                              ns = none:
40
41
42
43
44
45
46
47
48
49
50
51
52
                               end
                               enterA: begin //Entering with only sensor a blocked
                                          if(a == 1 && b == 1) begin //Both sensors are triggered for enter
                                              exit = 0;
enter = 0;
                                              ns = enterAB;
                                         else if(a == 0 && b == 0) begin //No sensors are triggered
exit = 0;
```

```
end
 占
                                else if(a == 0 \&\& b == 0) begin //No sensors are triggered
                                    exit = 0;
enter = 0;
                                    ns = none;
                                end
                                else begin //Stay in enterA
  exit = 0;
  enter = 0;
                                    ns = enterA;
                        enterAB: begin //Entering with both sensors blocked
       ₽
                                if(a == 0 \&\& b == 1) begin //only sensor b is triggered in enter sequence
                                    exit = 0;
enter = 0;
                                    ns = enterB;
      Ė
                                else if(a == 1 && b == 0) begin //only sensor a is triggered in enter sequence exit = 0; enter = 0;
                                ns = enterA;
end
                                else begin //Stay in enterAB
  exit = 0;
  enter = 0;
                                    ns = enterAB;
                                end
                        end
                        enterB: begin
       ļ
                                if(a == 0 && b == 0) begin //Enter sequence finished
  exit = 0;
  enter = 1; //Car has entered the lot. Increase entered
 89
90
91
92
93
94
95
96
                                                   //Car has entered the lot. Increase enter.
                                ns = none;
end
       else if(a == 1 && b == 1) begin //Both sensors are triggered for exit
                                    exit = 0;
enter = 0;
                                    ns = enterAB;
 97
 98
99
      4
                                else begin //Stay in enterB
  exit = 0;
100
```

```
Ē
                                             else begin //Stay in enterB
  exit = 0;
  enter = 0;
 99
100
101
                                            ns = enterB;
end
102
103
104
105
106
107
108
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
                                  end
          十0-0-
                                  exitB: begin
                                             if(a == 0 && b == 0) begin //No sensors triggered
  exit = 0;
  enter = 0;
                                                  ns = none;
          ļ
                                             else if(a == 1 && b == 1) begin //Both sensors are triggered in exit sequence
   exit = 0;
   enter = 0;
   ns = exitAB;
          阜
                                             else begin //Stay in exitB
  exit = 0;
  enter = 0;
  ns = exitB;
          -
                                  end
127
128
129
                                  exitAB: begin
                                            if(a == 0 && b == 1) begin //only sensor B is triggered in exit sequence
  exit = 0;
  enter = 0;
  ns = exitB;
          Ţ
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
                                             else if(a == 1 && b == 0) begin //Only sensor A is triggered in exit sequence
   exit = 0;
   enter = 0;
   ps = 0;
                                             end
          占
                                                  ns = exitA;
                                             end
          F
                                             else begin //Stay in exitAB
  exit = 0;
  enter = 0;
  ns = exitAB;
                                             end
          end
148
                                  exitA: begin
```

```
147
148
149
151
152
153
155
156
157
158
160
161
162
163
164
165
167
173
174
177
178
177
178
177
178
181
            ļ.
                                         exitA: begin
            Ė
                                                      if(a == 0 && b == 0) begin //Exit sequence finished
  exit = 1; //Car exited lot. Set exit variable to 1.
  enter = 0;
                                                            ns = none;
            占
                                                      else if(a == 1 && b == 1) begin //Both sensors triggered in exit seque
  exit = 0;
  enter = 0;
                                                            ns = exitAB;
           Ļ
                                                      else begin //Stay in exitA
  exit = 0;
  enter = 0;
                                                            ns = exitA;
                                         end
                                   endcase
                            //This always_ff will set ps to none if the 1-bit input reset is
//set to 1, otherwise ps will be set to next state upon the
//positive clock edge
always_ff @(posedge clk) begin
    if (reset) begin
        ps <= none;
end</pre>
            F
                                   ps <= ns;
end
                            end
            endmodule
```

1.B) parkFSM.sv (testbench)

```
//parkFSM_testbench tests all expected, unexpected, and edgecase behavior of the //parking lot FSM that is implemented in the lab. The testbench starts by first //testing a pedestrian triggering sensors, then the next two tests are a car entering //and exiting the lot, while the last two tests are trigger all sensors from entering //or exiting, but not going from the last sensor to no sensors to enter/exit, then //back tracking through the states.
module parkFSM_testbench();
    logic clk, reset, a, b, enter, exit;
185
186
187
188
189
190
191
192
193
194
                                                  parkFSM dut(.clk, .reset, .a, .b, .enter, .exit);
195
 196
                                                  parameter CLOCK_PERIOD = 100;
197
198
199
                      initial_begin
                                                                        c1k <= 0:
                                                                        forever #(CLOCK_PERIOD/2) clk <= ~clk;// Forever toggle the clock
 200
201
202
203
204
                      initial
                                                                                              begin
                                                                                                                                                                                                                             clk);
clk);
clk);
clk);
clk);
                                                             a <= 0; b <= 0;
                                                                                                                             repeat(1)
                                                                                                                                                                              @(posedge
                                                             reset <= 1;
reset <= 0;
                                                                                                                             repeat(1)
repeat(1)
                                                                                                                                                                             @(posedge
@(posedge
 205
                                                                                                                           repeat(1)
repeat(1)
 206
                                                             a <= 1;
a <= 0; b <= 1;
                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                         //Pedestrian start
207
208
                                                                                                                                                                              @(posedge
                                                             //|b <= 1;
b <= 0;
                                                                                                                                                                                                                                          ćĺk);
                                                                                                                                        repeat(1)
                                                                                                                                                                                         @(posedge
                                                                                                                                                                                                                             clk);
clk);
209
210
211
                                                                                                                             repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                                                                                                                        //Pedestrian end
                                                                                                                                                                              @(posedge
                                                                                                                                                                             @(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                              clk);
clk);
                                                             a <= 1;
                                                                                                                                                                                                                                                        //Enter start
211
212
213
214
215
216
217
                                                             b <= 1;
a <= 0;
                                                                                                                             repeat(1
                                                                                                                                                                                                                             clk); 
                                                                                                                             repeat(1
                                                                                                                                                                              @(posedge
                                                                                                                            repeat(1)
repeat(1)
repeat(1)
repeat(1)
                                                             b <= 0;
                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                        //Enter end
                                                                                                                                                                              @(posedge
                                                            b <= 1;
                                                                                                                                                                             @(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                                                        //Exit start
                                                             a <= 1;
218
219
220
221
222
                                                                                                                             repeat(1)
repeat(1)
repeat(1)
                                                             b <= 0;
                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                        //Exit end
                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                        //Testing from one side to another //and back without triggering enter
                                                                                                                             repeat(1)
repeat(1)
                                                                                                                                                                             @(posedge
@(posedge
@(posedge
                                                             a <= 1;
                                                             b <= 1;
a <= 0;
a <= 1;
                                                                                                                             repeat(1)
repeat(1)
 223
224
225
                                                                                                                                                                              @(posedge
                                                             b \ll 0;
                                                                                                                             repeat(1)
                                                                                                                                                                              @(posedge
                                                                                                                            repeat(1)
repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                                             @(posedge
@(posedge
@(posedge
@(posedge
226
227
                                                             a \ll 0;
                                                                                                                                                                                                                                                        //Testing from one side to another //and back without triggering exit
 228
                                                             b <= 1;
228
229
230
231
232
233
234
                                                             a <= 1;
                                                             b
                                                                   <= 0;
                                                                                                                             repeat(1)
                                                                                                                                                                              @(posedge
                                                                                                                             repeat(1)
repeat(1)
                                                                                                                                                                             @(posedge
@(posedge
                                                             b <= 1;
                                                             a <= 0;
                                                                                                                                                                                                                               clk);
                                                                    <= 0:
                                                                                                                                                                              @(posedge
                                                                                                                             repeat(1)
                                                                                                                             repeat(1)
                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                               clk):
235
236
237
                                                              $stop; // End the simulation.
                                                  end
                           endmodule
238
```

2.A) counter.sv

```
/Garrett Tashiro
               october 7, 2021/
                /EE 371
             //Lab 1, Task 2
             //counter module takes 1-bit clk, reset, inc, and dec as inputs
//and returns 1-bit clear, full, and 4-bit ones and tens. This counter module
//is designed to count the number of cars coming and out of the
//parking lot. If the lot has no cars, clear will be set to 1 and
//can't go below 0. If the max number is reached full will be set
  6
  8
10
            11
12
13
14
15
16
17
18
19
                         //integer total;
logic [4:0] total;
                         //This always_ff will count up if inc is 1, and count down if dec is 1. If the //total number of cars is at the max, the count will not increase. If the total //number of cars is at 0, the count will not decrease. Counting up and down will //update the 4-bit outputs ones and tens from 0-9.

always_ff @(posedge clk) begin
   if(reset) begin
   total <= '0'
20
21
22
23
24
25
26
27
28
29
30
         total <= '0
ones <= '0;
tens <= '0;
                               end
         31
32
                               else begin
33
                                      if(inc && (total != max)) begin
         34
                                           total <= total + 1;
35
36
37
38
39
40
                                           if(ones == 4'd9) begin
  ones <= '0;
  tens <= tens + 1;</pre>
         占
41
                                           else begin
42
                                                 ones <= ones + 1;
43
44
                                     end
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
         else if(dec && (total != 0)) begin
                                           total <= total - 1;
                                           if(ones == 4'd0) begin
ones <= 4'd9;
tens <= tens - 1;
         F
                                           else begin
                                                ones <= ones - 1;
                                           end
                                      end
         6
                                     else begin
  total <= total;</pre>
60
61
                                     end
62
                               end
63
64
                         assign clear = (total == 0);
assign full = (total == max);
65
66
             endmodule
67
```

2.A) counter.sv (testbench)

```
/counter_testbench tests for expected, unexpected, and edgecase behavior of the counter.
/The testbench is tests to make sure the counter can count up and down, doesn't decrease
/below 0, or increase above the max (which for this test was 5).
69
70
71
72
73
74
75
76
77
78
79
         module_counter_testbench();
                                clk, reset, inc, dec, clear, full;
                 logic [3:0] ones, tens;
                counter dut(.clk, .reset, .inc, .dec, .clear, .full, .ones, .tens);
                 parameter CLOCK_PERIOD = 100;
      initial begin
                        c1k <= 0:
80
                         forever #(CLOCK_PERIOD/2) clk <= ~clk;// Forever toggle the clock
81
                end
82
83
      85
                     inc <= 0; dec <= 0; repeat(1)
                                                                   @(posedge
                                                                                   clk); //This is just to test a max of 5
                                                                               clk);
clk);
clk);
clk);
clk);
clk);
clk);
clk);
                                           repeat(1)
repeat(1)
                                                             @(posedge
86
                     reset <= 1;
                    reset <= 0;
87
                                                             @(posedge
88
                                                             @(posedge
@(posedge
                     inc <= 1;
                                            repeat(1)
89
                     inc <= 0;
                                            repeat(1)
90
                     dec <= 1;
                                           repeat(1)
                                                              @(posedge
91
                     dec <= 1;
                                            repeat(1)
                                                              @(posedge
                     dec <= 1;
92
                                            repeat(1)
                                                             @(posedge
93
94
                     dec <= 0;
                                            repeat(1)
                                                             @(posedge
                                                             @(posedge
                     inc <= 1;
                                            repeat(
95
                                            repeat(2)
                                                             @(posedge
                     inc <= 0:
96
97
                     $stop; // End the simulation.
98
                 end
        endmodule
```

3.A) carHexDisplay.sv

```
Garrett Tashiro
  2
                 October 8, 2021
               //EE 371
  3
              //Lab 1, Task 3
  4
             10
11
12
13
14
15
16
17
                          //Numbers for HEX displays to count number of cars localparam logic [6:0] zero = 7'b1000000; //0 localparam logic [6:0] one = 7'b1111001; //1 localparam logic [6:0] two = 7'b0100100; //2 localparam logic [6:0] three = 7'b0110000; //3 localparam logic [6:0] four = 7'b0011001; //4 localparam logic [6:0] five = 7'b0010010; //5 localparam logic [6:0] six = 7'b0010010; //5
18
19
20
21
22
23
24
                           localparam logic [6:0] six = 7'b0000010;
localparam logic [6:0] seven = 7'b1111000;
localparam logic [6:0] eight = 7'b00000000;
localparam logic [6:0] nine = 7'b0010000;
25
                                                                                                                              6
26
27
                                                                                                                              'R
28
29
                           //Letters for hex displays to write out CLEAr and FULL
localparam logic [6:0] C = 7'b1000110; //C
localparam logic [6:0] L = 7'b1000111; //L
30
31
32
                                                               [6:0] L = 7 b1000111;
[6:0] E = 7 b0000110;
[6:0] A = 7 b0001000;
[6:0] R = 7 b0101111;
[6:0] F = 7 b0001110;
[6:0] U = 7 b1000001;
                                                                                                                  //E
//A
//r
                           localparam logic
33
34
                           localparam logic
                           localparam logic
35
                           localparam logic
36
37
                           localparam logic
38
39
                           localparam logic [6:0] blank = 7'b1111111;
```

```
//This always_comb block uses the 4-bit inputs ones, and tens in case statements //to display the number of cars are in the lot on HEXO and HEX1. If no cars are in //the lot, clear will be 1, HEX1 will be set to 'r' to be at the end of the word //"CLEAR" that is displayed on HEX5-HEX1.
always_comb begin case(ones)
42344567489012334556789061234566678901233456777777777888888888899192
          4'd0: begin
led0 = zero;
                                      end
                                      4'd1: begin
                                                  led0 = one;
                                      end
                                      4'd2: begin
led0 = two;
                                      end
          占
                                      4'd3: begin
                                                   led0 = three;
                                      end
          占
                                      4'd4: begin
led0 = four;
                                      end
          占
                                      4'd5: begin
led0 = five;
                                      end
                                      4'd6: begin
led0 = six;
                                      end
                                      4'd7: begin
led0 = seven;
                                      end
                                     4'd8: begin
led0 = eight;
                                      end
          -
                                     4'd9: begin
led0 = nine;
                                      end
          Ė
                                      default: begin
   led0 = 7'bx;
                                      end
                                endcase
```

```
148
                       //This always_comb is to set HEX displays HEX5-HEX2. When clear is 1 //HEX5-HEX2 are set to say "CLEA". When full is 1 HEX5-HEX2 are set to //say "FULL". If neither full or clear are 1, then HEX5-HEX2 will be //blank and not display anything.
149
150
151
152
153
154
155
                        always_comb begin
          if(clear == 1) begin
  led5 <= C;
  led4 <= L;
  led3 <= E;</pre>
          茵
156
157
158
159
                                  led2 <= A;
160
                             end
161
                             else if(full == 1) begin
  led5 <= F;</pre>
162
          ㅂ
163
164
                                  led4 <= U;
                                  led3 <= L;
165
                                  led2 <= L;
166
167
                             end
168
169
170
171
                             else begin
led5 <= blank;
          led4 <= blank;</pre>
172
                                  led3 <= blank;</pre>
173
174
                                  led2 <= blank;</pre>
                             end
                       end
175
176
177
                       //Causes weird bug. Just stick with always_comb and
//get rid of clk and reset up top.
always_ff @(posedge clk) begin
if(reset || clear == 1) begin
178
179
180
                                  led5 <= C;
181
182
183
                                  led4 <= L;
led3 <= E;
                                  led2 <= A;
184
185
                             end
186
187
                             else if(full == 1) begin
188
                                  led5 <= F;
                                  led4 <= U;
189
190
                                  led3 <= L;
                                  led2 <= L;
191
192
                             end
193
                             else begin
194
                                  led5 <= blank;
led4 <= blank;
195
196
                                  led3 <= blank;</pre>
197
198
                                  led2 <= blank;</pre>
199
                             end
200
                        end
201
             endmodule
```

3.B) carHexDisplay.sv (testbench)

```
//carHexDisplay_testbench tests to see what happens to the hex displays when clear //is 0 and 1. It also tests to see what happens to the hex displays when full is //set to 0 and 1. The testbench counts from 0-9 for ones, and counts from 0-1 for //tens. This test counted from 0 to 15, then back down to 0, with 15 being the max.
203
204
205
206
207
            module carHexDisplay_testbench();
208
209
210
211
212
                      logic clear, full;
logic [3:0] ones, tens;
logic [6:0] led0, led1, led2, led3, led4, led5;
                      carHexDisplay dut(.clear, .full, .ones, .tens, .led0, .led1, .led2, .led3, .led4, .led5);
213
214
215
216
217
218
219
220
221
222
223
         initial
                                          begin
                           ones <= '0; tens <= '0; clear <= 1; full <= 0; #10;
                                                                                          #10;
#10;
#10;
#10;
#10;
#10;
#10;
#10;
                           ones <= 4 d1; clear <= 0;
                           ones <= 4'd2;
ones <= 4'd3;
                           ones <= 4'd4;
                           ones <= 4'd5;
                           ones <= 4'd6;
                           ones <= 4'd7;
224
225
226
227
228
229
230
231
232
233
234
                           ones <= 4'd8;
                           ones <= 4'd9;
ones <= '0; tens <= 4'd1;
ones <= 4'd1;
                                                                                          ones <= 4'd2;
                           ones <= 4'd3;
                           ones <= 4'd4;
                           ones <= 4'd5; full <= 1;
                           ones <= 4'd4; full <= 0;
                           ones <= 4'd3;
ones <= 4'd2;
235
236
237
238
239
                           ones <= 4
                           ones <= 4'd0;
                           ones <= 4'd0;
ones <= 4'd9;
                                                  tens <= 4'd0;
240
                           ones <= 4'd8;
241
242
243
244
                           ones <= 4'd7
                           ones <= 4'd6
                           ones <= 4'd5;
                           ones <= 4'd4
                           ones <= 4 d3;
245
246
247
                           ones <= 4'd2;
                           ones <= 4'd1
248
249
                           ones <= 4'd0; clear <= 1;
                                                                                          #10;
                      end
250
          endmodule
```

4.A) DE1_SoC.sv

```
Garrett Tashiro
   2
                         october 10, 2021/
                          EE 371
   4
                      //Lab 1, Task 4
                  6
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
28
29
                                                                                                        GPIO_0; //GPIO uses inout logic instead of input or output HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                                        //Assigning 1-bit logic to GPIO inputs, as well as
//assigning GPIO outputs for LED's to GPIO inputs
                                      //Assigning GPIO outputs
//assigning GPIO outputs
//from switches.
logic reset, SWA, SWB;
assign reset = GPIO_0[5];
assign SWA = GPIO_0[6];
assign SWB = GPIO_0[7];
assign GPIO_0[26] = SWA;
assign GPIO_0[27] = SWB;
                                        //1-bit logic for outputs out from both doubleD's: sensorA, sensorB
//1-bit logic for outputs enter and exit from parkFSM: entering, exiting
//1-bit logic for outputs clear and full from counter: allopen, allFull
//4-bit logic for outputs ones and tens from counter: pennies, dimes
logic sensorA, sensorB, entering, exiting, allopen, allFull;
logic [3:0] pennies, dimes;
30
31
32
33
34
35
36
37
38
39
40
41
44
45
46
47
48
49
50
                                       //doubleD SW1 takes 1-bit input CLOCK_50, 1-bit input reset, 1-bit input SWA, //and outputs 1-bit sensorA. SWA is set to GPIO_0[6] to create an output that //prevents metastability. doubleD SW1(.clk(CLOCK_50), .reset(reset), .press(SWA), .out(sensorA));
                                       //doubleD SW2 takes 1-bit input CLOCK_50, 1-bit input reset, 1-bit input SWB,
//and outputs 1-bit sensorB. SWB is set to GPIO_0[7] to create an output that
//prevents metastability.
doubleD SW2(.clk(CLOCK_50), .reset(reset), .press(SWB), .out(sensorB));
                                       //parkFSM parkingLotFSM task 1-bit input CLOCK_50, 1-bit input reset, 1-bit input //sensorA, 1-bit input sensorB, and has 1-bit output entering, 1-bit output exiting. //parkingLotFSM takes the 1-bit outputs from doubleD SW1, and doubleD SW2 that to //determine if a car is entering/exiting the parking lot. A vehicle has to trigger //the first sensor, both sensors, just the second sensor, and then no sensors for a //car to enter/exit the lot.
parkFSM parkingLotFSM(.clk(CLOCK_50), reset(reset)
51
52
53
54
55
               ⋴
                                                                                                               .reset(reset),
                                                                                                                 .a(sensora),
                                                                                                               .b(sensorB),
.enter(entering),
 56
57
                                                                                                                .exit(exiting));
 58
59
60
                                     //counter countU_D takes 1-bit input CLOCK_50, 1-bit input reset, 1-bit input entering, //1-bit input exiting, and has 1-bit output allopen, 1-bit output allFull, 4-bit output //pennies, 4-bit output and dimes. This modulecounts the number of cars that are in the //lot. If no cars are in the lot, allout will be high. If the max number of cars are in //the lot, allFull will be high. The 1-bit inputs entering and exiting are used to //increment/decrement the total number of cars in the lot which is output using a combination //of 4-bit outputs pennies, and dimes.

counter countU_D(.clk(CLOCK_50), reset(reset)
 61
62
63
64
65
66
66
67
77
77
77
77
77
80
81
82
83
84
88
88
88
88
88
               П
                                                                                        .reset(reset),
.inc(entering),
                                                                                         .dec(exiting),
.clear(allopen),
.full(allFUll),
                                                                                         .ones(pennies)
.tens(dimes));
                                    89
90
                  endmodule
 91
```

4.B) DE1_SoC.sv (testbench)

```
96
97
 98
                  wire [33:0]
logic [6:0]
 99
                                       GPIO_0;
100
                                       HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
101
102
                  logic reset, a, b;
103
                  {\tt DE1\_SOC~dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO\_0, .CLOCK\_50)};
104
105
                  parameter CLOCK_PERIOD = 100;
initial begin
    CLOCK_50 <= 0;
    forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;// Forever toggle the clock</pre>
106
107
        П
108
109
110
111
                  assign GPIO_0[5] = reset;
assign GPIO_0[6] = a;
assign GPIO_0[7] = b;
112
113
114
115
116
117
                   initial
        repeat(1)
repeat(1)
repeat(1)
repeat(1)
                       a <= 0; b <= 0;
                                                                          @(posedge
                                                                                            CLOCK_50);
                                                                                            CLOCK_50);
CLOCK_50);
CLOCK_50);
                       reset <= 1;
reset <= 0;
118
119
120
                                                                          @(posedge
@(posedge
                      a <= 1;
a <= 0; b <= 1;
//b <= 1;
                                                                                                            //Pedestrians
121
122
123
                                                        repeat(1)
                                                                          @(posedge
                                                                                            CLOCK_50)
                                                        repeat(1)
repeat(1)
                                                                                                        50);
                                                                              @(posedge
                         <= 0;
                                                                          @(posedge
                                                                                            CLOCK_50);
                                                        repeat(2)
repeat(1)
                                                                          @(posedge
@(posedge
                                                                                            CLOCK_50)
124
                       a <= 1:
                                                                          @(posedge
@(posedge
@(posedge
126
127
                      b <= 1;
a <= 0;
                                                        repeat(1
                                                                                            CLOCK_50)
                                                                                            CLOCK_50);
CLOCK_50);
                                                        repeat(1)
128
                                                        repeat(1
                                                                                                            //1 enter.
129
130
                                                        repeat(2)
repeat(1)
                                                                          @(posedge
@(posedge
                                                                                            CLOCK_50)
                      a <= 1;
b <= 1;
a <= 0;
                                                                                            CLOCK_50)
                                                                                            CLOCK_50)
CLOCK_50)
131
                                                        repeat(1
                                                                          @(posedge
                                                                          @(posedge
132
                                                        repeat(1)
                                                                                            CLOCK_50);
CLOCK_50);
CLOCK_50);
133
                       b \ll 0;
                                                        repeat(1)
                                                                          @(posedge
                                                                                                            //2 enter
                                                                          @(posedge
@(posedge
134
                                                        repeat(
135
                                                        repeat(1)
                       a <= 1;
136
137
                      b <= 1;
a <= 0;
                                                        repeat(1
                                                                          @(posedge
                                                                                            CLOCK_50)
                                                                                            CLOCK_50);
CLOCK_50);
CLOCK_50);
CLOCK_50);
                                                        repeat(1)
                                                                          @(posedge
@(posedge
                       b <= 0;
                                                        repeat(1)
                                                                                                            //3 enter
                                                        repeat(2)
repeat(1)
                                                                          @(posedge
@(posedge
139
140
                      a <= 1;
b <= 1;
a <= 0;
141
142
                                                        repeat(1
                                                                          @(posedge
                                                                                            CLOCK_50);
CLOCK_50);
CLOCK_50);
                                                                          @(posedge
                                                        repeat(1)
143
                                                        repeat (1
                                                                          @(posedge
                                                                                                            //4 enter
144
                                                                                            CLOCK_50)
CLOCK_50)
                                                        repeat(2)
repeat(1)
                                                                          @(posedge
@(posedge
145
146
147
                       a <= 1:
                      b <= 1;
a <= 0;
                                                        repeat(1
                                                                          @(posedge
                                                                                            CLOCK_50)
                                                                                            CLOCK_50)
                                                                          @(posedge
@(posedge
                                                        repeat(1)
148
                       b <= 0;
                                                        repeat(1
                                                                                            CLOCK_50);
                                                                                                            //5 enter. Full.
149
150
                                                        repeat(2)
repeat(1)
                                                                          @(posedge
                                                                                            CLOCK_50)
                      b <= 1;
                                                                          @(posedge
                                                                                            CLOCK_50)
                      a <= 1;
b <= 0;
151
                                                        repeat(1)
                                                                          @(posedge
                                                                                            CLOCK_50);
                                                                                            CLOCK_50);
CLOCK_50);
                                                                          @(posedge
@(posedge
152
                                                        repeat(1)
                                                        repeat(1)
repeat(2)
                                                                                                            //1 exit. 4 total.
154
                                                                          @(posedge
                                                                                            CLOCK_50);
                                                         repeat(1)
repeat(1)
repeat(1)
                       b <= 1;
                                                                            @(posedge
                                                                                              CLOCK_50);
156
157
                                                                                              CLOCK_50);
CLOCK_50);
                       a <= 1;
                                                                            @(posedge
                       b <= 0;
                                                                            @(posedge
@(posedge
158
159
160
                       a \ll 0;
                                                          repeat(1
                                                                                               CLOCK_50);
                                                                                                               //2 exit. 3 total.
                                                          repeat(2
                                                                            @(posedge
                                                                                               CLOCK_50);
                       b <= 1;
                                                         repeat(1)
repeat(1)
                                                                            @(posedge
@(posedge
                                                                                              CLOCK_50)
161
                       a <= 1;
b <= 0;
                                                                                              CLOCK_50)
162
                                                          repeat(1
                                                                            @(posedge
                                                                                               CLOCK_50);
                                                                                                               //3 exit. 2 total.
                                                                                              CLOCK_50);
CLOCK_50);
163
                                                         repeat(1)
                                                                            @(posedge
@(posedge
                       a <= 0;
164
                                                         repeat(2)
                                                         repeat(1)
165
                       b <= 1;
                                                                            @(posedge
                                                                                               CLOCK_50)
166
                       a <= 1;
b <= 0;
                                                                            @(posedge
@(posedge
                                                         repeat(1)
                                                                                               CLOCK_50)
                                                                                              CLOCK_50)
167
                                                         repeat (1)
                                                          repeat(1)
                                                                            @(posedge
                                                                                               CLOCK_50);
                                                                                                               //4 exit. 1 total.
169
170
171
                                                          repeat(2
                                                                            @(posedge
                                                                                               CLOCK_50)
                       b <= 1;
                                                                                              CLOCK_50)
                                                                            @(posedge
                                                          repeat(1)
                                                         repeat(1)
repeat(1)
                                                                            @(posedge
                       a \ll 1;
                                                                                               CLOCK_50)
172
173
174
175
                                                                                              CLOCK_50);
CLOCK_50);
CLOCK_50);
                       b \ll 0;
                                                                            @(posedge
                                                                                                                //5 exit. 0 total. Clear.
                                                         repeat(1)
repeat(4)
                       a <= 0:
                                                                            @(posedge
                                                                            @(posedge
176
177
                       $stop; // End the simulation.
                   end
178
          endmodule
```

4.C) doubleD.sv

```
//Garrett Tashiro
            //october 10, 2021
  2
  3
            //EE 371
           //Lab 1, Task 4
 4
  5
           //doubleD has 1-bit clk, reset, and press as inputs, and |
//returns 1-bit out. This module is a double DFF (two in series)
//so the input signal from a switch, or button to prevent metastability.
module doubleD(clk, reset, press, out);
  6
7
 8
 9
                 output logic out;
input logic press, reset, clk;
10
11
12
13
                 logic temp1;
14
                 //always_ff replicates a double DFF. The 1-bit input press goes into the //first DFF and the output from the first DFF is the input for the
15
16
                 //second DFF.
always_ff @(posedge clk) begin
if (reset) begin
17
18
19
20
21
22
23
24
25
26
27
28
29
        temp1 <= 0;
                                       out <= 0;
        1
                                  end
                      else begin
                                       temp1 <= press;</pre>
                                       out<sup>*</sup>
                                                <= temp1;
                                end
                 end
           endmodule
30
31
```