Garrett Tashiro

EE 371

November 5, 2021

Lab 3 Report

Procedure

Lab three was comprised of two tasks: the first task was to implement Bresenham's line algorithm and draw a line on a VGA display. There were two examples to base the line algorithm off of and they both did the same thing. The second task for this lab was to take the line algorithm and create an animation for a line that we draw. For the second task, the line drawing algorithm was changed slightly to be able to shift the line after it was drawn, and a clear screen module was created as well to be able to make the screen blank upon reset. Both tasks used Bresenham's line algorithm, and a VGA display. This lab gave an understanding about using the VGA display for DE1_SoC board, as well as being able to implement a line drawing algorithm.

Task #1

The first task we were given was to implement Bresenham's line algorithm in SystemVerilog, and draw a line on a VGA display. The way I approached this first task was by first reading over the information in sections "Pixel Buffer" and "Drawing" on the lab document. I wanted to have an understanding of this information prior to going over task 1. Once I had an understanding of both sections, I read over task 1. At first, I referred heavily to Figure 3 of the lab document to implement the line algorithm, but after spending many hours trying with the pseudo code, I ended up going to link provided on the lab document and following the C code version, which was much easier. The C code used conditional operators, which I hadn't seen much of before, and have never used. I went onto chip verify to learn about what they were, and how to implement them. I used conditional operators in a number of places in line_drawer.sv, and an example of some conditional operators that I used for this module can be seen below in Figure 1.

```
//Assigning dx with a conditional operator //to get the absolute value of delta x assign dx = (x1 > x0) ? x1 - x0 : x0 - x1; //Assigning dy with a conditional operator //to get the absolute value of delta y assign dy = (y1 > y0) ? y1 - y0 : y0 - y1;
```

Fig. 1: Conditional Operators for Absolute Values of Delta Y and Delta X

Since the C code used a for loop, I knew I needed to use an FSM to be able to update the 10-bit output x, and the 9-bit output y every clock cycle. I followed along with the C code, making minor adjustments to be able to put the FSM in an always_ff block. I used two states in my FSM: start, and draw. Upon reset, I had the state set to start, which is where all the values for the outputs were assigned. If reset was low, then the FSM would go straight to the start state. As long as 10-bit inputs x0 and x1 weren't equal, as well as 9-bit inputs y0 and y1 were equal, then the FSM will go to the draw state. In the draw state, the FSM checks if the line is done being drawn by using checking if 10-bit output x is equal to 10-bit input x1 and if 9-bit output y is equal to 9-bit input y1. If x == x1 and y == y1 then the state is updated to start. An else statement is used after which has three if statements inside of it to test e2 (two times the error value) against dx, and -dy. Each statement has their own updates to either 10-bit output x, 9-bit output y, or both x and y, while also updating the value for error in each

of the if statements. After the if statements state is set to draw. The diagram for the FSM can be seen below in Figure 2.




Fig. 2: Line Drawer FSM for Task 1

The reason as to why I setup my code the way I did was because I found using the C code to be very easy compared to the pseudo code that was provided. The FSM was needed to be able to update the outputs for x and y along with the error value every clock cycle. Since I wasn't using purely combinational logic, I chose to use and always_ff block. I put 12-bit logic e2 in an always comb, so that it would update with the new value for error on the new clock cycle. The code for line_drawer can be seen in Appendix 1.A. With the line_drawer module done, I created a testbench for DE1_SoC and tested to make sure that the correct values were being passed from line_drawer to VGA_framebuffer. The code for DE1_SoC was given, and the only thing changed were the values for x0, x1, y0, and y1. The code for DE1_SoC for task 1 can be found in Appendix 1.C. The VGA_framebuffer module was another given module. This code was untouched by me, and the code can be found in Appendix 3.A since both tasks 1 and 2 use this module.

Task #2

For the second task, we had to take the line algorithm that was implemented in task 1 and draw a line, but also animate the line on the VGA display. How I did this was I first read what was asked of us in the task. I knew that I was going to either change my line_drawer module, or create a new module to be able to shift the line after the line was drawn. I figured that CLOCK_50 was going to be too fast for the line, so I decided to use my clock_divider module that I had from previous labs to slow down the line_drawer module. Since we had to animate a line, I figured that I wanted to just shift a line from left to right across the screen, so I started by creating a module called shiftx. This module would take in the 10-bit values x0 and x1 that were in DE1_SoC, and the output from shiftx would be new, shifted x0 and x1 values that would be passed to line_drawer. I had a problem with this method though, and had to scrap the idea. I decided to primarily focus on making changes to the FSM in line_drawer to be able to control everything. I started by adding a third state to the FSM, which was the done state. In this state, the line would be done drawing and would also control the color of the line. I knew I wanted to have some sort of delay for the white line in the done state so that the white line would show up for a moment before being drawn over in black. I decided to implement a counter in the done state

for when the color of the line was white and it would just loop in the done state until the counter hit 1700. After the counter hit 1700, or there was a 1700 clock cycle delay, the color would change to black, and the state would be set to start. This would then draw over the white line in black completely, and once the black line was finished, the color would be set back to white, and then the state would be set to start again to draw another white line. The diagram for my FSM can be seen below in Figure 3.




Fig. 3: Line Drawer FSM for Task 2

I had some troubles figuring out the logic for actually shifting the line at first, so I primarily focused on having a white line be drawn, then have the line be "erased" by having a black line go over the white line. I slowed down the clock speed for the line using the clock_divider and made sure that everything was working accordingly. Once I had that working, I moved onto shifting the line. I wanted to hold onto the initial 10-bit values for x0 and x1 that were passed, along with being able to update those values after the white line was drawn over with the black line. I decided to create two new 10-bit logics n0, and n1 which would be the new x0, and x1 values. These values were updated with 11-bit logic shift. I had n0, and n1 in an always comb and they their respective x value added with shift. The code for assigning 10-bit logic n0, and n1 can be seen below in Figure 4.

```
//This always_comb block updates the 12-bit value
//e2 whenever error is changed, update n0, and n1
//whenever a line is drawn over and needs to be shifted
//once shift is updated
always_comb begin
    e2 = 2*error;
    n0 = (x0 + shift);
    n1 = (x1 + shift);
end
```

Fig. 4: Assignment of Logic n0 and n1

The shift value would be updated after the black line drew over the white line, and I used and if/else statement in the done state to do this. Since the VGA display was 640x480, I had an if statement while in the done state to check if the value of n0 was equal to 640, or if n1 was equal to 640. If n0, or n1 were equal to 640 then shift would be set to 0, otherwise shift would increment by 1. The state would then be set to start and the location of the new line would be shifted over by 1, or set back to the original x0 and x1 values. This can be seen below in Figure 5, and the full code for the line drawer module can be found in Appendix 2.A.

```
if(~black) begin
  black <= 1'b1;|
  if((n0 == 640) || (n1 == 640)) begin
      shift <= '0;
  end

  else begin
      shift <= shift + 1;
  end
  state <= start;
end</pre>
```

Fig. 5: Logic for Shifting the Line Across the VGA Display

Once I was able to draw a white line, draw over the line with a black line, and shift the line to the right, I moved onto implementing a clear screen module that I called clr_scr. I knew that I wanted to use the 10-bit x, and 9-bit y outputs from this module upon reset instead of the ones from line_drawer. This caused a little bit of confusion for me for a bit, but I was able to use two separate conditional operators to assign x and y in DE1_SoC. I also assigned 1-bit pixel_color in DE1_SoC as well. I controlled what values were being passed as inputs into VGA_framebuffer by using a flag in clr_scr called done. This 1-bit value for the output done is held in a 1-bit logic called finished in DE1_SoC. The conditional operators can be seen below in Figure 6.

```
//Conditional operator to assign x. If 1-bit finished being
//passed from clr_scr is true, then the x value output from
//line_drawer will be used. If finished is false, the x value
//output from clr_scr will be used.
assign x = (finished) ? xl : xc;

//Conditional operator to assign y. If 1-bit finished being
//passed from clr_scr is true, then the y value output from
//line_drawer will be used. If finished is false, the y value
//output from clr_scr will be used.
assign y = (finished) ? yl : yc;

//Conditional operator to assign pixel_color. If 1-bit finished
//is true, then use the 1-bit l_color from output black in
//line_drawer. If it is false, use 1-bit c_coloc from output
//color of clr_scr.
assign pixel_color = (finished) ? l_color : c_color;
```

Fig. 6: Conditional Operators for Assigning Logic x, y, and pixel_color

Upon reset, 1-bit done, 1-bit color, 10-bit x, and 9-bit y outputs inside clr_scr are all set to 0. After they are set to 0, the moves across every pixel on the VGA display and changes the color of each pixel to black. This is done by using if/else statements in an always_ff block. The first test is if 10-bit output x is less than 641. If it is less than 641, then there is a nested if statement to check if 9-bit ouput y is less than 480. If output y is less than 480, then y is incremented by 1. If y is not less than 480, then y is set 0 and x is incremented by 1. Once 10-bit output x is greater than, or equal to 641, both 1-bit color, and 1-bit done are set to 1. This is to set the color back to white, and then also have done pass the value to finished in DE1_SoC so that the values for x and y take on the values passed from line_drawer now instead and start drawing lines again. The code for the always ff block in clr_scr_can be seen below in Figure 7.

```
always_ff @(posedge clk) begin
   if(reset) begin
   x <= '0;
   y <= '0;
   y <= '0;
   color <= 1'b0;
   done <= 1'b0;
end

else begin
   if(x < 641) begin
   if(y < 480) begin
   if(y < 4) begin
        y <= y + 1;
   end

   else begin
        x <= x + 1;
   y <= 0;
   end
end

if(x >= 641) begin
   color <= 1'b1;
   done <= 1'b1;
end
end</pre>
```

Fig. 7: The Logic for Clearing the Screen by Changing All Pixels to Black

After I had the line_drawer module updated to draw a white line and erase it, as well as the clr_scr module to clear the screen and change every pixel to black, both of which were in the DE1_SoC module, I created a testbench for the DE1_SoC module. I changed the values for the if statements inside clr_scr, as well as changed what the count went up to in line_drawer to create a smaller testbench that was more manageable to see if there were errors. I wanted to check if the modules were all working together on a smaller scale, prior to running it on the DE1_SoC board using the VGA display. The reason as to why I did this task the way I did was to make sure I did what was asked of me in the task. I wanted to break the task down into smaller tasks so I could make sure that each piece was working by itself prior to putting them together. The full code for the clr_scr module can be found in Appendix 2.C. The code for the clock_divider module can be found in Appendix 2.E. The code for the DE1_SoC module can be found in Appendix 2.G. Lastly, the code for VGA_framebuffer was untouched, and shared with task one, so the code for this module can be found in Appendix 3.A.

Top-Level Block Diagrams

Task #1




Fig. 8: DE1_SoC Block Diagram for Task 1

Task #2




Fig. 9: DE1_SoC Block Diagram for Task 2

Results

Task #1

The first testbench I made for task 1 was for line drawer. For this testbench I first started by setting 10-bit x0, x1, 9-bit y0, and y1 input values to 0. I then set 1-bit reset high for one clock cycle, then to low. Once reset was low, I set input x1 to 2, and y1 to 3. I kept these values for seven clock cycles in total to so I could see 10-bit output x, and 9-bit output y update accordingly, along with the state transitioning as it should. After that I set reset high for one clock cycle, then set it to low. After that I set both 10-bit x1, and 9-bit y1 to 0 and set 10-bit x0 to 4 and 9-bit y0 to 5. Since these values were a bit farther apart than the first set of coordinate pairs, I held these values for 11 clock cycles to make sure that 10-bit output x, 9-bit output y, and the state for the FSM updated accordingly. For the third test I set x0 and y0 to 0, so both coordinate pairs were 0, I set reset high for a clock cycle and then low, and held those values for five clock cycles. This was to make sure that outputs x and y wouldn't change at all after going to 0, since both x0 was equal to x1, and y0 was equal to y1. The final test I set x0, x1, and y0 to 0 and set y1 to 8. I set reset high for a clock cycle and then low for 15 clock cycles. This was to check to see if outputs x and y updated accordingly while the line was vertical. The results from these tests were as expected. The error and e2 values updated properly to then change the outputs x and y accordingly. The state changes happened when they were supposed. I was able to change the input values x0, x1, y0, and y1 and have outputs x, and y increment/decrement according to the error, and e2 values. This can be seen below in Figure 10.




Fig. 10: line drawer ModelSim Simulation

The second testbench I made for task 1 was for the DE1_SoC module. I set the values for x0 and y0 to 0, and set x1 to 10, and y1 to 20 inside the DE1_SoC module. I used coordinate pairs with small numbers in order to easily see the behavior of the system. In the testbench I set reset high for one clock cycle, and then low for 50 clock cycles. This was done so I could see 10-bit x, and 9-bit y updating, and see if the values cycled back to their starting points. The results for this test were as expected. The values for x and y updated accordingly, and after reaching the endpoint they reset to the starting point. They went from the starting point to the end point as they should. This can be seen below in Figure 11.




Fig. 11: DE1_SoC ModelSim Simulation

Task #2

The first testbench I made for task 2 was for line_drawer. In the done state of the line_drawer module I set the max count to 10. This was done so that the tests wouldn't run for over 1700 clock cycles. For the first test I set 10-bit x0 to 0, 10-bit x1 to 3, 9-bit y0 to 0, and 9-bit y1 to 3. I held these vales for 40 clock cycles. After that, I set reset high for a clock cycle, and then low. I then set x0 to 2, x1 to 0, y0 to 3, and y1 to 0. I held these values for 40 clock cycles. The last test I set 1-bit fin low, then high, and set x0, x1, y0, y1 all to 0. I held these values for 6 clock cycles. The results from these tests were as expected. I was able to change 10-bit x0, x1, 9-bit y0, and y1 input values and the line drew as it should. Reset also worked accordingly, as well as fin. I could set fin to 0, and the system would reset. After a line is drawn in white, it held for the 10 clock cycles that I set count to, then it would change the color of the line, redraw it in black, and then update 10-bit n0, n1, and 11-bit shift. This shifts the line after the black line draws over the white line. This can be seen below in Figure 12.




Fig. 12: line drawer ModelSim Simulation

From there I moved onto clock_divider. The clock_divider testbench is very simple. Reset is set high and then low, and then 100 clock cycles pass. When the div_clk array is full, the that will count as one clock cycle. Without this clock_divider I wouldn't have been able to display memory addresses and the associated data using CLOCK_50. The testbench for this can be seen below in Figure 13.




Fig. 13: clock_divider ModelSim Simulation

The next module I worked on was the clr_scr module. For testing, I changed the max values that 10-bit output x, and 9-bit output y counted up to. Inside the always_ff block inside the module I had x go to a max of 6, and y for to a max of 4. This was done to see the behavior of the test easier. In the testbench, I set reset high, and then low for 35 clock cycles. This was done so that the behavior of outputs 10-bit x, 9-bit y, 1-bit color, and 1-bit done could be observed. The results from this testbench were as expected. The values for x and y counted up to their max values like expected, and once x reached its max value, it stopped counting up. Color and done both changed from 0 to 1 at this point as well. This can be seen below in Figure 14.



Fig. 14: clr_src ModelSim Simulation

The last module I worked on was the DE1_SoC module. For this test I changed values inside line_drawer and clr_scr for a smaller, and easier to view test. In line_drawer I had the max count in the done state be set to 10. In clr_scr I had the max value for x be set to 6, and the max value for y be set to 4. Inside the DE1_SoC module I set 10-bit x0 to 0, 10-bit x1 to 0, 9-bit y0 to 0, and 9-bit y1 to 10. To start the test, I set reset high for one clock cycle, and then low for 150. I ran this test twice. The results from this test were as expected. Upon reset, the 10-bit x, and 9-bit y values being output from clr_scr were used. Once the clr_scr module was finished, it's done flag was raised, which then had x and y take on the values being output from line_drawer. The line_drawer module drew the line in white, held the white line for 10 clock cycles, then drew over the line in black. After that, the x values were shifted. The x value increments properly after the line_drawer shifts. This can be seen below in Figure 15.




Fig. 15: DE1 SoC ModelSim Simulation

Final Project

The goal of this lab was to learn how to implement a line drawing algorithm and use it to draw a line, as well as animate a line on a VGA display that is connected to the DE1_SoC board using SystemVerilog. In the lab we learned about Bresenham's line algorithm and how to implement this algorithm in SystemVerilog. With that knowledge of the line algorithm, we learned how to animate a line on the VGA display, and clear the VGA display upon reset. The most challenging part of this lab was animating the line across the VGA display. I had issues with the line not being drawn over in black, the line not moving correctly, as well as the line not even showing up at times. This was the first time I had worked with a VGA display attached to the DE1_SoC board. I also had never used conditional operators prior to this lab, and didn't know much about them, but I learned how to use them, as well as how useful they can be.

In the end, I was mostly able to produce the result that I wanted. Task 1 worked exactly how I hoped, but task 2 was a bit different. In the end though, I do feel as if they were both sufficient to cover the requirements for lab 3.

Appendix

1.A) line drawer.sv

```
/Garrett Tashiro
/October 30, 2021
   3
                  //EE 371
   4
                 //Lab 3, Task 1
   6
                 //line_drawer module has 1-bit clk, reset, 10-bit x0, x1,
               8
10
 11
                               input logic [9:0]
input logic [8:0]
input logic [9:0]
output logic [9:0]
output logic [8:0]
12
13
 14
 15
 16
                                                                                     y;
17
                               //12-bit logic for the error and two times the error
//10-bit logic for delta x and delta y
logic signed [11:0] error, e2;
logic signed [9:0] dx, dy;
18
19
20
21
22
                               //Assigning dx with a conditional operator //to get the absolute value of delta x assign dx = (x1 > x0) ? x1 - x0 : x0 - x1;
23
24
25
26
27
28
29
30
31
                               //Assigning dy with a conditional operator //to get the absolute value of delta y assign dy = (y1 > y0) ? y1 - y0 : y0 - y1;
                                //Two states for the line_drawer FSM
 32
                                enum{start, draw} state;
 33
                                //This always_comb block is to update 12-bit e2 to
//be two times what 12-bit error value is
 34
 35
 36
            always_comb begin
 37
                                       e^2 = 2*error;
 38
39
                           //This always_ff block holds the FSM and draws the line for the
//system. If 1-bit input reset is high, state is set to start.
//The else portion is the logic for the FSM. The system will start
//in the start state and assign 10-bit output x to 10-bit input x0,
//and 9-bit output y to 9-bit input y0. If the x inputs are equal
//as well as the y inputs, then the FSM will stay in the start state.
//If they are not equal, the state machine will tranistion to the draw
//state and increment 10-bit out x and 9-bit out y accordingly until the
//line is drawn.
always_ff @(posedge clk) begin
    if(reset) begin
    state <= start;
end
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
60
                                   end
          -0000
                                   else begin
case(state)
                                                61
62
63
64
65
                                                        end
          else begin
                                                             x <= x0;
y <= y0;
error = dx - dy;
state <= draw;
66
67
68
69
70
71
72
73
                                                        end
                                                end
                                                draw: begin
  if((x == x1) && (y == y1)) begin
    x <= x1;
    y <= y1;
    y <= y1;</pre>
          74
75
                                                              state <= start:
```

```
占
 78
79
                                          else begin
         Ī
 80
                                               if(e2 >= -dy) begin
                                                    error <= error - dy;
x <= (x1 > x0) ? (x + 1) : (x - 1);
 81
 82
83
  84
         \frac{1}{2}
 85
                                               if(e2 <= dx) begin
                                                    error <= error + dx;
y <= (y1 > y0) ? (y + 1) : (y - 1);
 86
 87
 88
 89
90
                                               if((e2 >= -dy) && (e2 <= dx)) begin
error <= error - dy + dx;
x <= (x1 > x0) ? (x + 1) : (x - 1);
y <= (y1 > y0) ? (y + 1) : (y - 1);
         ᆸ
 91
 92
  93
 94
 95
 96
                                               state <= draw;
                                          end
 97
 98
                                     end
 99
                                endcase
                           end
100
101
                      end
            endmodule
102
```

1.B) line_drawer.sv (testbench)

```
105
          //line_drawer_testbench tests for expected and unexpected behavior.
        //line_drawer_testbench tests for expected and unexpected behavior.
//The testbech first sets all the inputs to 0, and resets. The first
//test is changing x1, and y1 and holds the value for 6 clock cycles.
//Next, reset is set high then low. x1, and y1 are both set to 0 while
//x0, and y0 are increase to different numbers under 10. The third test
//is having all input values be equal to zero, then setting reset high
//then low. reset stays low for 5 clock cycles. This was to check if
//the output values would stay at x0 and y1 and the FSM would stay in
//the start state. The final test I set x0, x1, and y0 to 0 and had
//y1 set to 8. I set reset high, then low for 15 clock cycles.
| module line_drawer_testbench();
| logic clk. reset:
106
107
108
109
110
111
112
113
114
115
                                                   clk, reset;
x0, x1;
116
                      logic
                     logic [9:0]
logic [8:0]
logic [9:0]
logic [8:0]
117
118
                                                   y0, y1;
119
120
                                                   х;
                                                   у;
121
122
                     line_drawer dut(.clk, .reset, .x0, .x1, .y0, .y1, .x, .y);
123
124
                     parameter clk_PERIOD = 100;
125
                      initial begin
126
127
                                 clk <= 0;
                                  forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk
128
                     end
129
130 □
                     initial begin
                          x0 \le 9'd0; x1 \le 9'd0; y0 \le 8'd0; y1 \le 8'd0; reset \le 1; repeat(1) @(posedge
131
                                                                                                                                          @(posedge
                                                                                                                                                                  c1k);
                                                                                                                    repeat(1)
                          reset <= 1;
                                                                                                                         c]k);
132
                                                                                                  @(posedge
                          reset <= 0;
x1 <= 9'd2; y1 <= 8'd3;
133
                                                                            repeat(1)
                                                                                                  @(posedge
                                                                                                                          c1k);
134
135
136
137
138
139
                                                                            repeat(1)
                                                                                                  @(posedge
                                                                                                                          c1k);
                                                                                                                        clk);
clk);
                                                                            repeat(6)
                                                                                                @(posedge
                          reset <= 1;
reset <= 0;
x1 <= 9'd0; y1 <= 8'd0;
x0 <= 9'd4; y0 <= 8'd5;
                                                                                                 @(posedge
                                                                            repeat(1)
                                                                                                                          clk)
clk)
                                                                            repeat(1)
                                                                                                 @(posedge
                                                                                                  @(posedge
                                                                            repeat(1)
                                                                            repeat(1)
                                                                                                  @(posedge
                                                                                                                          clk)
 140
                                                                            repeat(10)
                                                                                                 @(posedge
                                                                                                                          c1k)
 141
142
                          x0 <= 9'd0; x1 <= 9'd0; y0 <= 8'd0; y1 reset <= 1; repeat(1)
                                                                                                                    repeat(1)
                                                                                                 <= 8'd0;
                                                                                                                                          @(posedge
                                                                                                                                                                  c1k);
                                                                                                  @(posedge
 143
                                                                            repeat(5)
                                                                                                  @(posedge
                                                                                                                          c1k)
                                                                           <= 8'd0; y1 <= 8'd8;
repeat(1) @(posedge
 144
                          x0 \le 9'd0; x1 \le 9'd0; y0
                                                                                                                    repeat(1)
                                                                                                                                          @(posedge
                                                                                                                                                                  c1k);
145
146
147
                          reset <= 1;
reset <= 0;
                                                                                                 @(posedge
                                                                                                                          c1k)
                                                                            repeat(15)
                                                                                                                           clk);
                                                                                                   @(posedge
                          $stop; // End the simulation.
 148
                     end
149 endmodule
```

```
/Garrett Tashiro
/October 30, 2021
  3
                /EE 371
              //Lab 3, Task 1
         //DE1_SoC is the top level module for Lab 3, Task 1. This module implements
//Bresenham's line drawing algorith to draw a line on a VGA display. DE1_SoC
//uses hierarchical calls to VGA_framebuffer, and line_drawer. This module
//doesn't use any physical inputs from the DE1_SoC board, but has values set
//inside the module for x0, x1, y0, and y1 which are passed to line_drawer
//and line_drawer returns 10-bit x and 9-bit y to VGA_framebuffer as inputs
//to draw the white line across the VGA display.

□ module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
  8
10
11
14
15
16
17
                    output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
19
20
21
22
23
24
25
                   input CLOCK_50;
output [7:0] VGA_R;
output [7:0] VGA_G;
output [7:0] VGA_B,
output VGA_BLANK_N;
output VGA_CLK;
output VGA_SYNC_N;
output VGA_SYNC_N;
output VGA_VS;
26
27
28
29
30
31
32
33
                     assign HEXO =
                    assign HEXU = 1;
assign HEX1 = '1;
assign HEX2 = '1;
assign HEX3 = '1;
assign HEX4 = '1;
assign HEX5 = '1;
34
35
36
37
38
                    assign LEDR = SW;
                    logic [9:0] x0, x1, x;
logic [8:0] y0, y1, y;
logic frame_start;
39
40
41
42
                    logic pixel_color;
43
44
                      ////// DOUBLE_FRAME_BUFFER ///////
logic dfb_en;
assign dfb_en = 1'b0;
46
48
                       49
                      50
           51
52
53
54
55
                       // draw lines between (x0, y0) and (x1, y1)
//line_drawer will draw a line between the two
56
57
                          /corrdinates
                       line_drawer_lines (.clk(CLOCK_50), .reset(1'b0),
                                             .x0, .y0, .x1, .y1, .x, .y);
59
60
61
                       // draw an arbitrary line
62
                       assign x0 = 0;
63
                       assign y0 = 0;
                       assign x1 = 10;
assign y1 = 20;
64
65
                       assign pixel_color = 1'b1:
66
67
               endmodule
68
```

1.D) DE1_SoC.sv (testbench)

2.A) line_drawer.sv

```
Garrett Tashiro
                                 November 2, 2021
                           //EE 371
    4
                           //Lab 3, Task 2
                       //line_drawer has 1-bit clk, reset, fin, 10-bit x1, x0, 9-bit y1,
//and y0 as inputs and returns 1-bit black, 10-bit x, and 9-bit y
//as outputs. This module implements Bresenham's line drawing
//algorithm in an FSM. The FSM will first draw a line in white
//and once the line is drawn, there will be a 1700 clock cycle
//delay, then it will set the color to black and draw over the white
//line with a black one. After the black line is drawn over the
//white line, the 10-bit logic shift will increment by 1 and that
//will increment 10-bit logics no and n1 which hold the values for
//x0 and x1, thus, shifting the line across the screen. This module
//is designed to shift a line from left to right across the VGA display.
module line_drawer(clk, reset, fin, x0, x1, y0, y1, x, y, black);
input logic [9:0] x0, x1;
input logic [8:0] y0, y1;
     6
7
10
11
14
15
16
17
18
19
20
21
                                                input logic [9:0] input logic [9:0] input logic [8:0] output logic [9:0] output logic [8:0] output logic [8:0] output logic
                                                                                                                                     y0, y1;
x;
22
23
24
25
26
                                                                                                                                     y;
black;
                                                  //12-bit logic error, and e2 to hold the
//error and two times the error value
                                                  logic signed [11:0] error, e2;
29
30
31
                                                  //10-bit dx and dy to hold the absolute
//values for delta x and delta y
logic signed [9:0] dx, dy;
 32
                                                  //13-bit count is a counter for when the
                                                  //white line is drawn logic [10:0] count;
 34
35
36
                                                 //10-bit logic n0, and n1 to hold the
//new values from the original shifted
//value. 10-bit logic shift to increment
//n0, and n1 for shifting.
logic [9:0] n0, n1, shift;
 39
 40
```

```
//Assiging dx and dy with conditional operators //to obtain the absolute values of delta x //and delta y. assign dx = (n1 > n0) ? n1 - n0 : n0 - n1; //chassign dy = (y1 > y0) ? y1 - y0 : y0 - y1;
  43
   45
  46
47
48
49
50
51
52
53
54
55
                                                                                                                                                                             //Changed x's to n's
                                        //States for the FSM
enum{start, draw, done} state;
                                         //This always_comb block updates the 12-bit value
                                         //e2 whenever error is changed, update n0, and n1
//whenever a line is drawn over and needs to be shifted
//once shift is updated
                                        always_comb begin
e2 = 2*error;
n0 = (x0 + shift);
n1 = (x1 + shift);
   56
57
                59
60
                                      //This always_ff block has the logic for the FSM. It starts with an //if statement to see if reset is high, or if ~fin. If either of these //are true, 1-bit output blakc will be set to 0, 11-bit count, and 10-bit //shift is set to 0. The state is set to done. Once fin is high and //reset is low, the FSM is in start and 10-bit output x, and 9-bit output //y are assigned. Depending on the input values will determine the next state. /If in the draw state, the line will start to be drawn by increasing, or //decreasing -bit output x, and 9-bit output y, resepectfully. Once the line //is finished and x and y are at the end points, the FSM will go to the done //state, where a white line will be held for 1450 clock cycles, or a black line //will be drawn over the white line by going back to the start state.

always_ff @(posedge clk) begin if(reset || ~fin) begin black <= 1'b0; count <= '0; shift <= '0; state <= done; end
   61
  62
63
  end
                                                else begin
case(state)
                state <= start;
                else begin
                                                                          x <= n0;
y <= y0;
error = dx - dy;
state <= draw;
end</pre>
                                                                   end
                                                                     draw: begin
                  ڧ
                                                                               www.begin
if((x == n1) && (y == y1)) begin
    x <= n1;
    y <= y1;
    denote</pre>
100
101
 102
                                                                                        state <= done;
103
104
                                                                               end
105
                                                                              else begin
                  106
107
108
109
                                                                                        if(e2 >= -dy) begin
  error <= error - dy;
  x <= (n1 > n0) ? (x + 1) : (x - 1);
                  110
111
112
                                                                                        if(e2 <= dx) begin
    error <= error + dx;
    y <= (y1 > y0) ? (y + 1) : (y - 1);
end
                  113
114
115
116
117
                                                                                        if((e2 >= -dy) && (e2 <= dx)) begin
  error <= error - dy + dx;
  x <= (n1 > n0) ? (x + 1) : (x - 1);
  y <= (y1 > y0) ? (y + 1) : (y - 1);
                  118
119
120
121
122
123
                                                                    end
end
                                                                                        state <= draw;
 124
125
```

```
126 |
127 =
128 =
129 |
                                done: begin
  if(~black) begin
                                          black <= 1'b1;
if((n0 == 640) || (n1 == 640)) begin
shift <= '0;
130
131
132
133
134
135
136
137
138
139
                                          else begin
    shift <= shift + 1;
end</pre>
                                          state <= start;</pre>
                                     end
                                     else begin
 140
                                          //if the count is max, then draw a black line if(count == 11'd1700) begin black <= 1'b0; count <= '0;
 141
 142
 143
 144
 145
                                               state <= start;
 146
                                          //if count isn't max, stay in done and increase count
else begin
 147
 148
 149
                                               black <= 1'b1;
 150
151
152
                                               count <= count + 11'd1;
                                               state <= done;</pre>
                                           end
 153
154
155
156
                                     end
                                end
                            endcase
                       end
                  end
      endmodule
```

2.B) line drawer.sv (testbench)

```
//line_drawer_testbench tests for expected and unexpected behavior.
//For these tests, the value for which count is allowed to count
//up to in the done state was changed to 10 just for simplicity.
//This testbench first sets values for x0, x1, y0, y1, and then
//sets reset high, then low. This first test has x1 and y1 greater than
//x0 and y0. This ran with these values for 40 clock cycles to be able
//color to black and draw over it. The second test starts with reset
167
          //color to black and draw over it. The second test starts with reset
          //being set high, then low, and then x0 and y0 are greater than x1 and //y1. The test ran with these values for 40 clock cycles too have the //line draw in white, the go over it black, then shift and draw in white. //the last test was with all the points equal to 0. This was done to see //if it would change from the (0, 0) location.
 168
 170
 171
172
173
          module line_drawer_testbench();
174
175
                                                     clk, reset, black, fin;
x0, x1;
y0, y1;
                       logic
                       logic [9:0]
logic [8:0]
logic [9:0]
logic [8:0]
176
177
                                                      x;
178
179
 180
                       line_drawer dut(.clk, .reset, .fin, .x0, .x1, .y0, .y1, .x, .y, .black);
181
 182
                       parameter clk_PERIOD = 100;
                       initial begin
183
184
                                   clk <= 0:
185
                                   forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk
                       end
186
                   initial begin
188 B
                         x0 <= 9'd0;
fin <= 1;
reset <= 1;
                                       d0; x1 <= 9'd3; y0 <= 8'd0; y1 <= 8'd3; repeat(1)
                                                                                                                                        @(posedge
                                                                                                                                                                clk):
190
191
192
                                                                           repeat(1)
                                                                                                @(posedge
                                                                                                                       clk);
clk);
clk);
clk);
                         reset <= 0:
                                                                          repeat(1) repeat(40)
                                                                                                @(posedge
193
                                                                                                @(posedge
194
195
                         reset <= 1;
                                                                          repeat(1) repeat(1)
                                                                                                @(posedge
                         reset <= 1,
reset <= 0;
x0 <= 9'd2; y0 <= 8'd3; x1 <= 9'd0; y1
repeat(40)
                                                                                                @(posedge
196
                                                                                                <= 8'd0;
@(posedge
                                                                                                                      repeat(1)
                                                                                                                                            @(posedge
                                                                                                                                                                    c1k);
197
198
                                                                                                                       clk);
clk);
                                                                          repeat(1)
repeat(1)
                                                                                                @(posedge
199
200
201
                         fin <= 1; repeat(1) @(posedg x0 \le 9'd0; y0 \le 8'd0; x1 \le 9'd0; y1 \le 8'd0;
                                                                                                @(posedge
                                                                                                                      repeat(6)
                                                                                                                                           @(posedge
                                                                                                                                                                    clk);
202
                         $stop; // End the simulation.
                    end
204 endmodule
```

```
//Garrett Tashiro
                         //November 2, 2021
//EE 371
//Lab 3, Task 2
      2
      4
5
      6
7
8
                        //clr_scr has 1-bit clk, ans reset as inputs and //returns, 10-bit x, and 9-bit y, 1-bit color, //and done as outputs. Upon reset, 10-bit x, //9-bit y, 1-bit color, and done are set to 0. On //the next clock cycle y in incremented every clock //cycle until it is 480. Once at 480 it is set to 0 //and x is incremented. This process goes on until each //pixel has been gone over to color them black.
      9
  10
  11
 12
 13
                        module clr_scr(clk, reset, x, y, color, done);
input logic clk, reset;
output logic [9:0] x;
output logic [8:0] y;|
output logic color, done;
 15
 16
17
 18
 19
20
21
22
23
24
25
26
27
28
29
                                              //This always_ff block checks if reset is 0 or 1.
//If it is 0 the 10-bit x, 9-bit y, 1-bit color, and
//done are all set to 0. The following clock cycles
//x and y are incremented accordingly until x is 641.
//At this point color and done are both set to 1.
always_ff @(posedge clk) begin
   if(reset) begin
    x <= '0;
   y <= '0;
   color <= 1'b0:</pre>
                   30
31
                                                                     color <= 1'b0;
done <= 1'b0;
  32
33
34
35
                   上日日
                                                           else_begin
                                                                      if(x < 641) begin
   if(y < 480) begin
if(x < 6) begin
   if(y < 4) begin</pre>
  36
                   37
  38
  39
                                                                                            \hat{y} \ll \hat{y} + \hat{1};
41
42
43
44
45
46
47
                 占
                                                                              else begin
                                                                                        x <= x + 1;
                                                                             y <= 0;
end
                                                                   end
                                                                  if(x >= 641) begin
if(x >= 6) begin
  color <= 1'b1;
done <= 1'b1;</pre>
                 48
49
50
51
52
53
54
                                                        end
                                             end
                     endmodule
```

2.D) clr_scr.sv (testbench)

```
56
57
58
59
60
61
62
63
64
66
66
67
77
77
77
77
77
77
77
77
77
77
                /clr_scr_testbench tests for expected and unexpected behavior.
/This test was done when in the always_ff x was capped at 6
/and y was capped at 4 just to have a similar test. The test
/sets reset high and then low. Reset stays low for 35 cycles
/to have x increment to 6 and for y to increment repeatedly
/from 0 to 4 until x hit its max and both color and done go high.
             module_clr_scr_testbench();
                          logic
logic [9:0]
logic [8:0]
                                                         clk, reset, color, done;
                          clr_scr dut (.clk, .reset, .x, .y, .color, .done);
                          parameter clk_PERIOD = 100;
initial begin
    clk <= 0;</pre>
                                      forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk
                          end
                          initial begin
         П
                                reset <=
                                                                      repeat(3)
                                                                                               @(posedge
                                reset <= 0;
                                                                      repeat(35)
                                                                                                 @(posedge
80
                                $stop; // End the simulation.
             endmodule
82
```

2.E) clock divider.sv

2.F) clock_divider.sv (testbench)

```
20
21
22
23
24
25
26
27
28
29
          clock_divider_testbench tests for expected and unexpected behavior.
This testbench resets and just runs for 100 clock cycles
        module clock_divider_testbench();
                                  reset, clock
                logic [31:0]
                                  divided_clocks;
               clock_divider dut(.clock, .reset, .divided_clocks);
                parameter clk_PERIOD = 100;
                initial begin
clock <= 0
30
31
      32
33
34
                       forever #(clk_PERIOD/2) clock <= ~clock; // Forever toggle the clk
               end
35
36
37
38
                initial begin
      @(posedge
                                                                     clock);
                                                    @(posedge
@(posedge
                                                                     clock)
                                                                       clock);
39
40
        endmodule
```

2.G) DE1 SoC.sv

```
Garrett Tashiro
                      November 3, 2021
                      EE 371
                 //Lab 3, Task 2
           //DE1_SoC module is the top level module for Lab 3, Task 2. This module implements
//a line being drawn, and shifted across a VGA screen. The module uses hierarchical
//calls to clock_divider, VGA_framebuffer, line_drawer, and clr_scr. The DE1_SoC
//module only takes one input from SW[0], and taht is connected to reset. Upon startup,
//the system will start by drawing a white line on the left hand side of the VGA display
//and after some clock cycles the white line is drawn over with a black one, and the
//line is shifted to the right by one pixel. The line will go off the far right side and
//come back to the left side and continue the process of shifting a line acoss the VGA
//display. Upon reset, clr_scr's values for x and y are used, along with its color. The
//modle will start in the top left corner of the screen and go pixel by pixel changing
//the color to black and clearing the screen.

Elmodule DE1_SoC (HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
   6
   8
10
12
13
14
20
21
                        output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
23
24
25
26
27
28
29
30
                       input CLOCK_50;
output [7:0] VGA_R;
output [7:0] VGA_B;
output [7:0] VGA_B;
output VGA_BLANK_N;
output VGA_CLK;
output VGA_CLK;
output VGA_HS;
output VGA_SYNC_N;
output VGA_SYNC_N;
31
32
33
34
35
36
37
                         assign HEX0 =
                        assign HEX1 = '1;
assign HEX2 = '1;
assign HEX3 = '1;
38
39
                         assign HEX4 = '1;
assign HEX5 = '1
40
41
42
43
44
45
46
                         assign LEDR = SW;
                        //Added logic xl, and xc to hold outputs from
//line_drawer and clr_scr
logic [9:0] x0, x1, x, xl, xc;
47
                        //Added logic yl, and yc to hold outputs from
//line_drawer and clr_scr
logic [8:0] y0, y1, y, yl, yc;
logic frame_start;
48
49
50
51
 52
53
54
                         //added logic c_color, l_color, and finished
//to take outputs from line_drawer and clr_scr
logic pixel_color, c_color, l_color, finished;
 55
56
57
58
59
                         //Logic reset to hold a the value from SW[0]
//to be the reset for the system.
logic reset;
assign reset = SW[0];
60
61
                         //32-bit logic to hold output from clock_divider
logic [31:0] div_clk;
63
64
65
66
67
68
                          //clock_divider has 1-bit CLOCK_50, and reset as inputs and returns 1-bit
//div_clk as an output.This module divides the clock to lower the frequency
//of CLOCK_50
                          clock_divider oneSec(.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
69
70
71
72
73
74
75
76
77
78
79
                           //1-bit_logic clk for the clock on board or during simulation
                         //1-DIT logic clk ...
logic clk;
logic clk;
assign clk = CLOCK_50; // for simulation
//assign clk = div_clk[9]; // for board
                                              DOUBLE_FRAME_BUFFER ///////
                         81
82
            83
84
 85
                         86
 88
 89
 90
            П
```

```
//clr_scr clear takes 1-bit CLOCK_50, and reset as inputs and returns //10-bit xc, 9-bit yc, 1-bit c_color, and done as outputs. The output //xc is used for assigning x conditionally, yc is used for assigning //y conditionally, c_color is used for assigning pixel_color conditionally //and finished is used as the condition in which the assignments are
    95
   96
97
    98
                      //based upon.
clr_scr clear(.clk(CLOCK_50), .reset(reset), .x(xc), .y(yc), .color(c_color), .done(finished));
   99
 100
 101
                     //Conditional operator to assign x. If 1-bit finished being //passed from clr_scr is true, then the x value output from //line_drawer will be used. If finished is false, the x value //output from clr_scr will be used. assign x = (finished)? xl : xc;
 102
 103
 104
 105
 106
 107
                     //Conditional operator to assign y. If 1-bit finished being //passed from clr_scr is true, then the y value output from //line_drawer will be used. If finished is false, the y value //output from clr_scr will be used. assign y = (finished) ? yl : yc;
 108
 109
 110
111
112
                     //Conditional operator to assign pixel_color. If 1-bit finished
//is true, then use the 1-bit l_color from output black in
//line_drawer. If it is false, use 1-bit c_coloc from output
//color of clr_scr.
114
 115
117
 118
                      assign pixel_color = (finished) ? l_color : c_color;
                       // draw an arbitrary line
120
121
121 assign x0 = 0;

122 assign y0 = 100;

123 assign x1 = 0;

124 assign y1 = 340;

125 endmodule
```

2.H) DE1 SoC.sv (testbench)

```
//DE1_SoC_testbench tests for expected and unexpected behavior. DE1_SoC //Only uses SW[0] as an input to control the system. SW[0] is linked //to reset. The test first starts by setting SW[0] high for a cycle, //then low for 75 cycles. The values in clr_scr were lowered to a max /x value of 60 and a max y vlue of 40. The line being tested upon is /x0 = 0, y0 = 0, x1 = 0, and y1 = 10. The line_drawer module pasues for 10 //cycles for these tests as well. The test is ran twice to insure //that the system could reset after drawing lines. These values were used to create //a smaller testbench to view the behavior of the DE1_SoC and all the //other modules working together correctly.

module DE1_SoC_testbench();
   logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
   logic [9:0] LEDR;
   logic [9:0] SW;
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
                                        146
147
148
149
150
151
                                         logic VGA_VS;
151
152
153
154
155
156
157
158
                                        L
                                        parameter CLOCK_PERIOD=100;
initial begin
  CLOCK_50 <= 0;
  forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
                 159
 160
161
162
                                        repeat(1)
repeat(75)
repeat(1)
repeat(75)
                                                                                                                                        @(posedge
@(posedge
@(posedge
@(posedge
163
164
165
                                                                                                                                                                                 CLOCK_50);
CLOCK_50);
CLOCK_50);
166
167
                                                                                                                                                                                      CLOCK_50);
                                        end
168
```

3.A) VGA_framebuffer.sv

This module was given to us. It was unchanged, and used in both task 1, and task 2.

```
V/ VGA driver: provides I/O timing and double-buffering for the VGA port.
  1234567
           Fimodule VGA framebuffer(
                     input logic clk, rst,
input logic [9:0] x, // The x coordinate to write to the buffer.
input logic [8:0] y, // The y coordinate to write to the buffer.
input logic [8:0] y, // The y coordinate to write to the buffer.
input logic pixel_color, pixel_write, // The data to write (color) and write-enable.
input logic dfb_en, // Double-Frame Buffer Enable
                     output logic frame_start, // Pulse is fired at the start of a frame.
                     // Outputs to the VGA port.
output logic [7:0] VGA_R, VGA_G, VGA_B,
output logic VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N, VGA_SYNC_N
                     * HCOUNT 1599 0
                                                                                 1279
                                                                                                         1599 0
                                                        Video
                                                                                 _____Video
                                       ____
                     * |SYNC| BP |<-- HACTIVE -->|FP|SYNC| BP |<-- HACTIVE
                                                     VGA_HS
                     // Constants for VGA timing. localparam HPX = 11'd640^{\circ}2, HFP = 11'd16^{\circ}2, HSP = 11'd96^{\circ}2, HBP = 11'd48^{\circ}2; localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, VBP = 10'd31; localparam HTOTAL = HPX + HFP + HSP + HBP; // 800^{\circ}2=1600 localparam VTOTAL = VLN + VFP + VSP + VBP; // 524
                         Horizontal counter.
                     // Horizontal count;
logic [10:0] h_count;
logic end_of_line;
                     assign end_of_line = h_count == HTOTAL - 1;
41
42
43
44
44
46
47
55
55
55
55
55
55
56
66
66
66
66
67
77
77
77
77
76
                     always_ff @(posedge clk)
  if (rst) h_count <= 0;
  else if (end_of_line) h_count <= 0;
  else h_count <= h_count + 11'd1;</pre>
                     // Vertical counter & buffer swapping.
logic [9:0] v_count;
logic end_of_field;
logic front_odd; // whether odd address is the front buffer.
                     assign end_of_field = v_count == VTOTAL - 1;
assign frame_start = !h_count && !v_count;
                     always_ff @(posedge clk)
   if (rst) begin
    v_count <= 0;
    front_odd <= 0;
end else if (end_of_line)
    if (end_of_field) begin
    v_count <= 0;
    front_odd <= !front_odd;
end else</pre>
           v_count <= v_count + 10'd1;</pre>
                     // Sync signals.
assign VGA_CLK = h_count[0]; // 25 MHz clock: pixel latched on rising edge.
assign VGA_HS = !(h_count - (HPX + HFP) < HSP);
assign VGA_VS = !(v_count - (VLN + VFP) < VSP);
assign VGA_SYNC_N = 1; // Unused by VGA</pre>
                     // Blank area signal. logic blank; assign blank = h_count >= HPX \mid\mid v_count >= VLN;
```

```
// Double-buffering.
// Bogic buffer[640*480*2-1:0];
// logic [19:0] wr_addr, rd_addr;
// logic rd_data;
// logic rd_data;
// assign wr_addr = {y * 19'd640 + x, (!front_odd & dfb_en)};
// assign rd_addr = {v_count * 19'd640 + (h_count / 19'd2), (front_odd & dfb_en)};
// assign rd_addr = {v_count * 19'd640 + (h_count / 19'd2), (front_odd & dfb_en)};
// assign rd_addr = {v_count * 19'd640 + (h_count / 19'd2), (front_odd & dfb_en)};
// assign for addr = {v_count * 19'd640 + (h_count / 19'd2), (front_odd & dfb_en)};
// always_ff @(posedge clk) begin
if (pixel_write) buffer[wr_addr] <= pixel_color;
if (vGA_CLK) begin
rd_data <= buffer[rd_addr];
vGA_BLANK_N <= ~blank;
end
end
// color output.
assign {VGA_R, VGA_G, VGA_B} = rd_data ? 24'hfffffff : 24'h000000;
endmodule</pre>
```