**Garrett Tashiro** 

EE 371

October 20, 2021

Lab 2 Report

#### **Procedure**

This lab comprised of three tasks: the first task was to design and implement a single port RAM unit that provides the address and the data associated with that address. The single port RAM could display an address, data wanting to be written, and data that was already written. The second task was to create a dual port RAM unit. The first port was for reading addresses and the data with it, and the second port was for writing data to an address. To create the 32x4 RAM, we used the IP catalog to create our Verilog file for the dual port RAM. The third task was to design a FIFO. The FIFO utilized an FSM to act like a queue and hold data that was written to the RAM. You can write to the RAM, and read from it as well. This lab gave an understanding about how single port RAM, dual port RAM, and the FIFO for a dual port RAM.

#### Task #1

The first task we were given was to design a single port RAM unit in SystemVerilog, and implement it on the DE1\_SoC board. The way I approached this first task was I first read over the whole task at hand. I referred to Figure 1a on the lab doc to get an understanding of how the RAM module would be implemented. This task introduced a multidimensional array for out 32x4 memory module that is 32 words that are 4-bits long. Since in this task we were asked to make a single port RAM module, I knew I needed to have an input for address, input/output for data, and an input write enable. I wrote the code in an always\_ff block that updated on the positive clock edge, and had read data be set to the data in the multidimensional memory array at the given address. If write enable was true, then the memory array would update that memory location with the new data that was being written. This can be seen in Figure 1 below.

```
//create a 2-D array that is depth by width (32x4).
logic [width - 1:0] memory_array [depth - 1:0];
//always_ff updates on the positive clock edge. If wr_en is high
//memory_array at the current address will be written over with
//wr_data. re_data will always display the data at wr_adrr in
//memory_arry.
always_ff @(posedge clk) begin
    if(wr_en) begin
        memory_array[wr_addr] <= wr_data;
end

re_data <= memory_array[wr_addr];
end</pre>
```

Fig. 1: Multidimensional Memory Array with Read and Write

Since I knew I needed to display the data that was store in the memory, the data being written to memory, and the address in which the data is being written to, I created a HEX display module that had three input ports: dataIn, dataOut, and addr. These three inputs were the data that was being written to memory, the data at an address in memory, and the address in memory. I first copied over the localparams I made from the last lab for convenience. From there, I broke the address into two parts: upper and lower. Since hexadecimal only takes 4-bits (upto 15 in decimal) and the address being passed was 5-bits, I took bits 0-3 as lower, and bit 4 as upper. This allowed me to count from 0 to 31 and display the output on two HEX display. Figure 2 shows how I did this below.

```
//Creating two 4-bit logics to hold the upper and lower
//bits of addr to make two always_comb blocks
logic upper;
logic [3:0] lower;

//Assigning lower to bits 0-3 of addr for hex output
assign lower = addr[3:0];
//Assigning upper to bit 4 of addr for hex output
assign upper = addr[4];
```

Fig. 2: Upper and Lower Bits of addr

This was the best, and easiest way I could think of to display a max of 31 onto two separate HEX displays. I used four always\_comb blocks to with case statements to set the HEX displays to the correct output for each input. This way of setting values to the HEX displays was similar to what I did in previous labs. The code for hexDisplays module can be seen in Appendix 1.C. After I had the module for the RAM and the HEX display module, I was able to use hierarchical calls to both modules in DE1\_Soc module and implement the single port RAM on the board.

#### Task #2

For the second task, we had to implement a dual port RAM unit in SystemVerilog and use the IP Catalog in Quartus to create a dual port RAM module. How I did this was I first read over everything that was being asked in the task. I followed the instructions that were in the lab document on how to create the dual port RAM module through the IP Catalog and created the ram32x4.v module that was the code for the dual port RAM module. Following the steps for the IP Catalog I also created a .mif file in which I was able to set the data at each memory address in the RAM unit. This dual port RAM was similar to the single port RAM that we created in task one, but this module would read from addresses while you could write to them. This task asked us to display an address in which the module was reading from along with the data at that address on HEX displays 0, 2, and 3 for roughly one second, while on HEX displays 1, 4, and 5 you had to display the data that would, or could, be written and the address you were going to write it at and these would update every clock cycle.

Since I needed to have an address and data update every clock cycle, as well as an address and the data associated with it update roughly every second, I decided to use a clock divider. We used these in 271 a few times, and I still had the file for it from my 271 class. I used CLOCK\_50 in the DE1\_SoC and passed CLOCK\_50 to every module except a module I called counter, and the modules that didn't need a clock, such as the HEX display module. CLOCK\_50 is a 50MHz clock, and using the clock divider I was able to get a clock rate of 0.75Hz. The clock divider can be seen below in Figure 3, and the full code for this module can be found in Appendix 2.F.

Fig. 3: clock\_divider Module

With the clock rate divided to allow the address and data reads from the memory to be about one second, I moved onto the counter. The counter module is the only module that directly used the lower clock rate. The counter module had an output read\_out that was for the memory address. Using the slower clock speed, I had an always\_ff that incremented read\_out by one at every positive clock edge. This updated the address that was used for reading the data in memory roughly every second. The always\_ff using the slower clock rate can be seen below in Figure 4.

```
//always_ff block to update on the positive clock edge. This block
//checks if 1-bit reset is high and if it is then it zeros out
//read_out, and if reset is not high then it will add 1 to read_out.
always_ff @(posedge clk_divide) begin
   if(reset) begin
        read_out <= '0;
   end
   else begin
        read_out <= read_out + 1;
   end
end</pre>
```

Fig. 4: The Counter Modules always ff Updating the Address Read Roughly Every Second

Once I had the addresses and data associated to that address updating roughly every second, I utilized the hexDisplay module that was written in task 1 and modified it slightly for this task so I could show two addresses, as well as two sets of data. I knew I needed to have two DFF's in series as well for the inputs from the user, so I tweaked my doubleD module to be a parameterized module in order to take in more than a single bit at a time. After that, I put everything into the DE1\_SoC top module and was able to test everything together in a testbench then run it on the board. The code for DE1\_SoC module can be found in Appendix 2.I.

#### Task #3

For the third task we had to design a FIFO memory system. A FIFO is a first in, first out system that implements a queue. The FIFO can be written to if the queue is not full, and can read from if the queue is not empty. The data store will be read in the order in which it was stored in. The way I approached this task was I first read over the task in the lab document. I also referred to the lecture slides as well in order to get a better understanding of the FIFO. I used the FIFO skeleton code that was already written for us, and I knew that I needed the FIFO controller, as well as a dual port RAM module that was 16x8. I first started on the FIFO controller, and the lecture slides hinted towards using an FSM in order to implement the queue for the FIFO. I didn't know exactly where to start with the FSM since I was having troubles visualizing how it would be written in code. In Java we created queues from scratch and implemented it by using an array. I was stuck on the array aspect for a bit until I realized the outputs from FIFO\_Control were the arrays being used to keep track of positions of the read, and write pointer. With that out of the way, I made my FSM for the FIFO\_Control module which can is shown in Figure 5 below.




Fig. 5: Finite State Machine for FIFO\_Control Module

The FSM has three states: clear, neither, and stocked. When in state clear, the FIFO is empty, and there is no data in memory, and empty is set to 1. If you are to try and read while in this state, nothing will happen, and

you won't transition to the neither state. The only way to transfer to the neither state is to write to memory. Once in the neither state, you can only leave it in one of two ways: you read without writing and crescent is 1, or you write without reading when gibbous is 1. The logic crescent is high if readAddr is one behind writeAddr. This is essentially a pointer setup to tell if you only have on piece of data left in the queue. The logic gibbous is the same as crescent, except it is to tell if writeAddr is one behind readAddr, so there is only one spot left in the queue before it is full. This is shown below in Figure 6.

```
//logic to be pointers for queue. Moon phase names.
//crescent: close to empty
//gibbous: close to full
logic crescent, gibbous;

//crescent points to one place behind of readAddr
//gibbous points to one place behind of writeAddr
assign crescent = (writeAddr == readAddr + 4'b0001);
assign gibbous = (readAddr == writeAddr + 4'b0001);
```

Fig. 6: Logic for Crescent and Gibbous

If you are to write without reading while in neither and gibbous is 1, you will go to the stocked state. In the stocked state full will be set to 1, and the only way to leave the stocked state is to read without a write.

Once FIFO and FIFO\_Control modules were done I was able to move onto the HEX display module. The HEX display module was similar to both task 1 and task 2, so I copied it over and made a few modifications so that only two sets of data were being shown on the HEX displays, both being 8-bits in length and using two HEX displays. With all of those modules done, I was almost ready to put everything together in the DE1\_SoC module. I knew I needed to have the input for read and write only be read once per button push, so I went back through my 271 labs to get an input buffer module. This module only allows the press from the buttons to be high for one clock cycle, and this was to prevent the system from constantly reading/writing to/from the memory with a 50MHz clock. Each press of the button would only allow one read, or one write to happen. After getting the buffer module, I was able to copy over the paramDFF module that I used in task 2 to prevent metastability from my inputs, and put everything together in DE1\_SoC. The full code for DE1\_SoC can be seen in Appendix 3.L.

# **Top-Level Block Diagrams**

Task #1




Fig. 7: DE1\_SoC Block Diagram for Task 1




Fig. 8: DE1\_SoC Block Diagram for Task 2




Fig. 9: DE1\_SoC Block Diagram for Task 3

#### **Results**

### Task #1

The first testbench I made for task 1 was for the RAM\_reg module. I started the testbench by setting wr\_en high, and then writing five pieces of data to five different addresses. I then set write enable low, and then checked those same addresses for the output as if I was reading them. After that, I set wr\_en high again and I wrote over two addresses that I wrote data to initially. I then set wr\_en low and checked those two addresses to see if updated accordingly. The results were turned out as expected. With wr\_en high I was able to write data to each address, and when I went back to those addresses, I could read that data that was written prior. I also was not able to write data to an address if wr\_en was low. This can be seen below in Figure 10. The code for the RAM\_reg module testbench can be found in Appendix 1.B.




Fig. 10: RAM\_reg ModelSim Simulation

Next, I made the hexDisplays module. For the testbench for this module I checked to see if HEX displays would update correctly when I changed the inputs dataIn, dataOut, and addr. I tested each one three times with different values. The results from this test were as expected. Each of the HEX displays updated accordingly. This can be seen below in Figure 11. The code for the testbench for the hexDisplays module can be found in Appendix 1.D.




Fig. 11: hexDisplays ModelSim Simulation

The last testbench I created for task 1 was for DE1\_SoC. I first set an address and had write not enabled. After that I set write high and had data written to the first address. I then set write low for a clock cycle. I set a new address, and wrote to this address. I then set write low. After that, I checked both addresses to see if the data I wrote was in them. The results from this test were as expected. With write enable, it will write to an address, and you can go back to that address later and the last thing you wrote to it will still be there. This can be seen below in Figure 12.




Fig. 12: DE1\_SoC ModelSim Simulation

#### Task #2

The first testbench I started with in task 2 was testbench for hex32x4 module. I ran a similar test to the testbench for hexDisplays in task 1 since they are essentially the same. I had both 5-bit inputs set to three different values, and then I had the 4-bit inputs set to three different values to check and make sure the HEX displays were updating correctly. The results from this test were as expected, and the HEX displays updated correctly, and displayed the correct things. This can be seen below in Figure 13.




Fig. 13: hex32x4 ModelSim Simulation

Next, I worked on the counter and its testbench. For the testbench for the counter I set reset high, then low, and then I let 33 clock cycles pass. After that, I reset again, and let five clock cycles pass. The results were as expected. The counter did not count past 31, and after 31 it went to 0. If reset happens, then the counter will go back to 0. This can be seen in Figure 14, and a zoomed in portion in Figure 15 down below.




Fig. 14 counter ModelSim Simulation




Fig. 15: Zoomed in ModelSim Simulation of counter

After the counter I moved onto paramDFF module, which is two DFF's in series. For this testbench, I set press to four different values to see if out would update correctly. The results from this test were as expected, out updated to the correct value, and did it after two clock cycles as well. This can be seen in Figure 16 below.




Fig. 16: ModelSim Simulation for Module paramDFF

From there I moved onto clock\_divider. The clock\_divider testbench is very simple. Reset is set high and then low, and then 100 clock cycles pass. When the div\_clk array is full, the that will count as one clock cycle. Without this clock\_divider I wouldn't have been able to display memory addresses and the associated data using CLOCK\_50. The testbench for this can be seen below in Figure 17.




Fig. 17: The clock\_divider Module ModelSim Simulation

The last module I worked on in task 2 was DE1\_SoC. The testbench for DE1\_SoC sets the address to 5'd0, and the data to 4'd0. Reset is set high and then low, and then 33 clock cycles pass. After 33 clock cycles, write enable is set low (which is high since it is a KEY), and data is written to an address. Write enable is then set high (which is low since it is a KEY) and I tried writing to data to another address. The results from this test were as expected, during the 33 cycles, the HEX displays connected to the counter and one second clock updated correctly up to memory address 31, and then went back to memory address 0. I was about to write to an address when writing was enabled, see the change, and then not wrote to another address when writing wasn't enabled. This can be seen below in Figure 18.




Fig. 18: DE1\_SoC Testbench Simulation on ModelSim

#### Task 3

The first testbench I made for task 3 was for FIFO\_Control. In this testbench I was testing for expected, unexpected, and edge case behavior. I first had read and write set to 0, and then reset. After that, I had write go high for a clock cycle, then go low for a clock cycle. This was repeated 17 times to see if the queue was working properly. Next, I had read go high for a clock cycle, and then go low for a clock cycle. This was repeated 18 times to see if the queue was working properly. I finished off the testbench by "writing" once and resetting to see if the queue would become empty. The results from this were as expected. You cannot write more than the queue allowed, and once you are at the max amount in the queue, full would go high. You cannot read more than what is in the queue. Once everything is read from the queue, empty will go high. Resetting does empty the queue. This can be seen below in Figure 19.




Fig. 19: FIFO Control ModelSim Simulation

The next module I worked on for task 3 was FIFO. For the testbench for FIFO I was testing to see if you could read more than what was in the queue, as well as write more than there was space in the queue. Similar to the testbench in FIFO\_Control. Reset was set high then low, and then I used a for loop with write set to 1 inside and inputBus set to i, and I had i < 17. I did the same thing with read and outputBus to see if empty and full would go high. The results from this test were as expected. Both empty and full went high at the correct times. This can be seen in Figure 20 below.




Fig. 20: Simulated Testbench for FIFO Module

After I wrote FIFO module, I moved onto hexDisplay16x8 module. This is essentially the exact same HEX display module as in task 1 and task 2. In the testbench for this module I set dataInput and dataOutput to four different values. The results from this test were as expected. The HEX displays were updating accordingly. The testbench for this can be seen below in Figure 21.




Fig. 21: Simulated Testbench for hexDisplay16x8 Module

Once I had the hexDisplay16x8 module done, I then brought in the paramDFF module. This is the exact same paramDFF module that was used in task 2. For this testbench, I set press to four different values to see if out would update correctly. The results from this test were as expected, out updated to the correct value, and did it after two clock cycles as well. This can be seen in Figure 22 below.




Fig. 22: ModelSim Simulation for Module paramDFF

Next, I moved onto the inputBuffer module. This module was a simple one, and one that was used in 271. For the testbench I set reset to high, and then low. After that I set press high for two clock cycles and observed out. The results from this test were as expected. Out can only be high for 1 clock cycle, and press was high for two clock cycles. The output out went low during the second clock cycle. This can be seen in Figure 23 below.



Fig. 23: ModelSim Simulation for inputBuffer

The last module I test was DE1\_SoC. I had a similar testbench for DE1\_SoC as I did with FIFO. I used for loops to see if you could write once the queue was full, and if you could read once the queue was empty. The results from these tests were as expected. Trying to write to the queue when it is full will do nothing, and if you try and read from the queue when it is full it will do nothing. This showed that the queue is working properly, and that the HEX displays are as well. This can be seen below in Figure 24.




Fig. 24: DE1\_SoC ModelSim Simulation

## **Final Project**

The goal of this lab was to learn about RAM units and how to implement them on the DE1\_SoC board by using SystemVerilog. In this lab we learned about single port, and dual port RAM. We also learned about FIFO, and how FIFO works with dual port RAM. The FIFO is a queue for the dual port RAM. The most challenging part of this lab for me was figuring out how to design the FSM for FIFO\_Control. That part of the lab made me really think about what was needed in order for the system to work. I had never written a queue in SystemVerilog prior to this lab, and I also had never used the IP Catalog. I didn't even know the IP Catalog even existed.

In the end, I was able to produce the results that I wanted and I believe are sufficient and cover the requirements for lab 2.

## **Appendix**

## 1.A) RAM reg.sv

```
Garrett Tashiro
 2
           October 17, 2021
           EE 371
 4
         //Lab 2, Task 1.1
        6
 8
10
11
12
13
14
15
16
17
                 output logic [3:0]
                                             re_data;
                                                          //re = read
                 //Create a 2-D array that is depth by width (32x4).
logic [width - 1:0] memory_array [depth - 1:0];
18
19
20
21
22
23
24
25
26
                 //always_ff updates on the positive clock edge. If wr_en is high
//memory_array at the current address will be written over with
//wr_data. re_data will always display the data at wr_adrr in
                 //memory_arry.
always_ff @(posedge clk) begin
  if(wr_en) begin
      27
28
                        memory_array[wr_addr] <= wr_data;
29
30
                     re_data <= memory_array[wr_addr];
31
                 end
32
        endmodule
```

## 1.B) RAM reg.sv (testbench)

```
//RAM_reg_testbench tests for expected and unexpected behavior
              /and the RAM_reg module. wr_en is initially high and 5 random
/data values are written to 5 different addresses. The next five
35
36
37
              tests are with wr_en low, to show that new data will be written
           //tests are with Wight low, to show that hew data will be written 
//to the memory addresses, and to show that data and be read at 
//those addresses. Two tests to write over previously written 
//addresses, and two tests to check if the data in those addresses 
//were written over correctly.
38
39
40
41
42
           module RAM_reg_testbench();
43
                     logic
                                               clk, wr_en;
                     logic [3:0]
logic [4:0]
logic [3:0]
44
45
46
47
48
                                               wr_data;
                                               wr_addr:
                                               re_data;
                     RAM_reg dut(.clk, .wr_en, .wr_data, .wr_addr, .re_data);
49
50
51
52
53
54
55
56
57
58
                     parameter clk_PERIOD = 100;
        initial begin
                               c1k <= 0
                               forever #(clk_PERIOD/2) clk <= ~clk; // Forever toggle the clk
                     end
                     initial begin
                          wr_en <= 1;
                          wr_data <= 4'b0000; wr_addr <= 5'b00000;
wr_data <= 4'b0001; wr_addr <= 5'b00001;
wr_data <= 4'b0010; wr_addr <= 5'b00010;
wr_data <= 4'b0011; wr_addr <= 5'b00011;</pre>
                                                                                                              repeat(1)
repeat(1)
                                                                                                                                   @(posedge
                                                                                                                                                          clk);
clk);
clk);
                                                                                                                                   @(posedge
60
                                                                                                                                   @(posedge
                                                                                                              repeat(1)
61
                                                                                                              repeat(1
                                                                                                                                   @(posedge
                                                                                                                                                         clk);
clk);
clk);
clk);
                          wr_data <= 4'b0100; wr_addr <= 5'b00100;
62
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
63
64
65
                          wr_en <= 0;
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
                          wr_data <= 4'b0001; wr_addr <= 5'b00001;
wr_data <= 4'b0010; wr_addr <= 5'b00010;
wr_data <= 4'b0011; wr_addr <= 5'b00011;
wr_data <= 4'b0100; wr_addr <= 5'b00100;</pre>
                                                                                                                                   @(posedge
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
                                                                                                              repeat(1)
                                                                                                              repeat (1)
66
                                                                                                                                   @(posedge
67
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
68
                          wr_en <= 1;
                          wr_data <= 4'b1111; wr_addr <= 5'b00000;
wr_data <= 4'b1110; wr_addr <= 5'b00001;
69
70
71
72
73
74
75
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
                                                                                                                                                         clk);
clk);
clk);
clk);
                                                                                                              repeat(1)
repeat(1)
                                                                                                                                   @(posedge
                          wr_en <= 0;
                                                                                                                                   @(posedge
                          wr_data <= 4'b0001; wr_addr <= 5'b00000;
wr_data <= 4'b0010; wr_addr <= 5'b00001;
                                                                                                                                   @(posedge
                                                                                                              repeat(1)
                                                                                                              repeat(1)
                                                                                                                                   @(posedge
                                                                                                                                   @(posedge
                                                                                                              repeat(3)
                          $stop; // End the simulation.
76
77
                     end
           endmodule
```

## 1.C) hexDisplays.sv

```
/Garrett Tashiro
/October 17, 2021
      1
2
3
4
5
                           //EE 371
//Lab 2, Task 1.2
                        //hexDisplays has 4-bit dataIn, dataOut, and 5-bit addr as inputs
//and returns 7-bit led0, led2, led4, and led5 as outputs. This
//module is designed to display the data that is in memory, getting
//written to memory, and the address to the HEX displays.
//each ledX goes the the corresponding HEX display number.
//HEXO will display the data read out. HEX2 will display the data
//being input to memory. HEX4 and HEX5 will display the address.
module hexDisplays(dataIn, dataOut, addr, led0, led2, led4, led5);
    input logic [3:0] dataIn, dataOut;
    input logic [4:0] addr;
    output logic [6:0] led0, led2, led4, led5;
      6
7
   10
  11
12
13
14
16
17
18
19
20
21
22
24
26
27
28
29
31
33
33
33
33
33
33
33
33
33
33
                                               //localparams to hold 7-bits to logic for hex displays localparam logic [6:0] zero = 7'b1000000; //0 localparam logic [6:0] one = 7'b1111001; //1 localparam logic [6:0] two = 7'b0100100; //2 localparam logic [6:0] three = 7'b0110000; //3 localparam logic [6:0] four = 7'b0010010; //4 localparam logic [6:0] five = 7'b0010010; //5 localparam logic [6:0] six = 7'b0000010; //6 localparam logic [6:0] seven = 7'b1111000; //7 localparam logic [6:0] seven = 7'b1111000; //7 localparam logic [6:0] eight = 7'b0000000; //8 localparam logic [6:0] hine = 7'b0000000; //9 localparam logic [6:0] A = 7'b0000001; //6 localparam logic [6:0] B = 7'b000001; //6 localparam logic [6:0] D = 7'b10000110; //C localparam logic [6:0] D = 7'b0000110; //C localparam logic [6:0] E = 7'b000110; //F localparam logic [6:0] blank = 7'b1111111;
                                                //Creating two 4-bit logics to hold the upper and lower
//bits of addr to make two always_comb blocks
logic upper;
logic [3:0] lower;
  40
41
  42
43
44
45
46
47
48
                                               //Assigning lower to bits 0-3 of addr for hex output
assign lower = addr[3:0];
//Assigning upper to bit 4 of addr for hex output
assign upper = addr[4];
                                                     The case statement will set the output for HEX2 in hexidecimal for
                                               //the data that is being input
always_comb begin
case(dataIn)
4'd0: begin
led2 = zero;
                                                                    end
                   Ė
                                                                   4'd1: begin
led2 = one;
                                                                    end
                  ė
                                                                   4'd2: begin
led2 = two;
                                                                    end
                                                                    4'd3: begin
led2 = three;
                                                                    end
                   Ė
                                                                   4'd4: begin
led2 = four;
                                                                    end
                   4'd5: begin
led2 = five;
                                                                    end
                                                                   4'd6: begin
led2 = six;
                                                                    end
                   4'd7: begin
led2 = seven;
                                                                    end
                                                                    4'd8: begin
led2 = eight;
                                                                    end
                                                                   4'd9: begin
led2 = nine;
                                                                    end
                                                                    4'd10: begin
led2 = A;
                                                                    end
                   ļ
                                                                    4'd11: begin
led2 = B;
                                                                    end
```

```
4'd12: begin
led2 = C;
         Ė
                             4'd13: begin
led2 = D;
                              end
                             4'd14: begin
led2 = E;
                              end
                             4'd15: begin
led2 = F;
                              end
                              default: begin
   led2 = 7'bx;
         end
                    endcase
end
                     //always_comb for combinational logic with a case statement for dataOut.
//The case statement will set the output for HEXO in hexidecimal for
//the data that is being read from an address location in the register.
        00-0-
                     always_comb begin
case(dataOut)
                             4'd0: begin
led0 = zero;
                              end
                             4'd1: begin
led0 = one;
         Ė
                              end
                             4'd2: begin
led0 = two;
                              end
                             4'd3: begin
led0 = three;
         ₽
                              end
                             4'd4: begin
led0 = four;
                              end
begin
led0 = five;
                               4'd6: begin
led0 = six;
                               end
                               4'd7: begin
led0 = seven;
                               end
                               4'd8: begin
led0 = eight;
                               end
                               4'd9: begin
led0 = nine;
                               end
         Ė
                               4'd10: begin
led0 = A;
                               end
                               4'd11: begin
led0 = B;
                               4'd12: begin
led0 = C;
                               4'd13: begin
led0 = D;
                               end
                               4'd14: begin
led0 = E;
                               end
                               4'd15: begin
led0 = F;
                               end
         þ
                               default: begin
   led0 = 7'bx;
                               end
                          endcase
                      end
                      ...
```

```
//always_comb for combinational logic with a case statement for lower.
//The case statement will set the output for HEX4 in hexidecimal for //the lower part of the memory address always_comb begin case(lower)
4'd0: begin
led4 = zero;
           ļ
                                    end
                                              begin
led4 = one;
           end
                                    4'd2:
                                             begin
led4 = two:
                                    end
           ļ
                                   4'd3: begin
led4 = three;
                                    end
           ļ
                                   4'd4: begin
led4 = four;
                                    end
           |-
|-
                                   4'd5: begin
led4 = five;
                                    end
           ļ
                                   4'd6: begin
led4 = six;
                                    end
                                             begin
led4 = seven;
                                    4'd7:
                                    end
           ļ
                                              begin
led4 = eight;
           end
                                   4'd9: begin
led4 = nine;
                                    end
           F
                                   4'd10: begin
led4 = A;
           |
|-
|-
                                    end
                                   4'd11: begin
led4 = B;
end
                                    4'd12: begin
led4 = C;
                                     end
                                    4'd13: begin
led4 = D;
                                     end
                                    4'd14: begin
led4 = E;
                                     end
                                    4'd15: begin
led4 = F;
                                     end
                                    default: begin
   led4 = 7'bx;
                                     end
                         end
endcase
end
                         //always_comb for combinational logic with a case statement for lower.
//The case statement will set the output for HEX5 in hexidecimal for
//the upper part of the memory address. only going to 32, so this only
//needs to check for the 5th bit being a 1 or 0.
always_comb begin
case(upper)
           1'd0: begin
led5 = zero;
                                    end
           占
                                    1'd1: begin
led5 = one;
                                    end
           default: begin
   led5 = 7'bx;
                               end
endcase
             endmodule
```

## 1.D) hexDisplays.sv (testbench)

```
//hexDisplays_testbench tests for expect and unexpected
                /behavior. The first three tests are to changing address.
/I tested 3 somewhat random inputs for address to make sure
300
301
             //I tested 3 somewhat random imputs for address to make sure
//the HEX displays would update accordingly. The next three
//tests are on dataIn and dataout. I chose 3 random numbers
//that were the same for the both of them since they are both
//4-bits and made sure the HEX displays updated accordingly.
302
303
304
305
306
             module hexDisplays_testbench();
                        logic [3:0]
logic [4:0]
logic [6:0]
307
                                                    dataIn, dataOut;
308
                                                    addr;
309
                                                    led0, led2, led4, led5;
310
311
                        hexDisplays dut(.dataIn, .dataOut, .addr, .led0, .led2, .led4, .led5);
312
313
                        initial begin
          #10;
                              addr = 5'd0;
addr = 5'd1;
314
315
                                                                                           #10;
                              addr = 5'd21:
                                                                                           #10;
316
317
                             dataIn = 4'd0; dataOut = 4'd0; #10;
dataIn = 4'd5; dataOut = 4'd5; #10;
dataIn = 4'd10; dataOut = 4'd10; #10;
318
319
320
321
           endmodule
```

### 1.E) DE1\_SoC.sv

```
/Garrett Tashiro
/October 18, 2021
   2
                          /EE 371
                     //Lab 2, Task 1.3
                    //DE1_SOC is the top level module. This module has 1-bit CLOCK_50, //4-bit KEY (1-bit for each KEY), and 10-bit SW (1-bit for each SW 0-9) //as inputs and returns 7-bit HEX0, HEX1, HEX2, HEX3, HEX4, and HEX5 //as outputs. This module uses hierarchical calls to other modules in //order to read and write from a memory array. The memory address is //set with SW8-4, the data being written is set using SW3-0, SW9 is //for enable to write data to an address. The address will be displayed //on HEX5-4. The data being written will display on HEX2. The data //read out of memory is on HEX0. This module is to implememnt a single
   6
 10
11
12
14
                   //port RAM reg.
module DE1_SOC(HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, CLOCK_50);
15
16
                                       input logic [3:0]
input logic [9:0]
input logic [6:0]
                                                                                                           CLOCK_50;
                                                                                                           KEY;
SW;
18
19
20
21
22
23
24
25
                                                                                                           HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                                       //Set HEX1 and HEX3 be blank assign HEX1 = 7'b11111111; assign HEX3 = 7'b1111111;
                                       //4-bit logic to hold the output from re_data and pass it to logic [3:0] read_data;
26
27
28
29
30
31
32
                                       //1-bit logic to hold the output from KEY[0], or CLOCK_50.
//Similar setup to what was used in lab 5 in 271. When testing
//CLOCK_50 will be used, and when on the board output from
//KEY[0] will be used.
logic clk;
//assign clk = ~KEY[0]; //Uncomment for running code on the board
assign clk = CLOCK_50; //Uncomment for simulation testbenches
33
34
35
36
37
38
                                       //RAM_reg theReg takes 1-bit clk, enable, 4-bit SW[3:0], and 5-bit SW[8:4] as inputs //and returns 4-bit read_data as an output. The output is passed to displayHEX. RAM_reg theReg(.clk(clk)).
39
40
41
              .wr_en(SW[9]),
.wr_data(SW[3:0]),
.wr_addr(SW[8:4]),
42
43
44
45
                                                                                        .re_data(read_data));
46
                                       //hexDisplays displayHEX has 4-bit read_data, SW[3:0], and 5-bit SW[8:4] as inputs //and returns the corresponding information to HEX displays. The input from SW[3:0] //is displayed on HEX2. The input from read_data is displayed on HEX0. The input from //SW[8:4] is displayed on HEX4 and HEX5 since it is a 5-bit number and needs two //displays to count up to 32 in hexidecimal. hexDisplays displayHEX(.dataIn(SW[3:0]),
47
 48
 49
 50
51
               .dataIn(Sw[5.0]),
.dataOut(read_data),
.addr(Sw[8:4]),
.led0(HEX0[6:0]),
.led2(HEX2[6:0]),
.led4(HEX4[6:0]),
53
54
 55
56
57
                                                                                                                  .led5(HEX5[6:0]));
                   endmodule
```

## 1.F) DE1 SoC.sv (testbench)

```
//DE1_SoC_testbench tests expected and unexpected behavior. I first set //an address and have write not enabled for one clock cycle. I then set //write enable high and passed data. I checked to see if the data could be //read after written, and I did this a couple times. module DE1_SoC_testbench();
62
63
64
65
66
67
                     logic CLOCK_50;
logic [3:0] KEY;
logic [9:0] SW;
logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
68
69
70
71
72
73
74
75
76
77
                     DE1_SOC dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
                     parameter CLOCK_PERIOD = 100;
                     initial begin
CLOCK_50 <= 0;
        forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
78
79
80
                     initial begin
        Sw[8:4] <= 5'b00000; Sw[9] <= 0; repeat(1)
Sw[9] <= 1; Sw[3:0] <= 4'b0011; repeat(1)
Sw[9] <= 0; repeat(1)
81
                                                                                                           @(posedge
                                                                                                                                  CLOCK_50);
CLOCK_50);
CLOCK_50);
82
                                                                                                           @(posedge
83
                                  ] <= 0;
4] <= 5'b00111;
                                                                                                           @(posedge
                                                                                    repeat(1)
repeat(1)
84
                                                                                                            @(posedge
                                                                                                                                  CLOCK_50);
                          SW[9] <= 1; SW[3:0] <= 4'b1111;
SW[9] <= 1;
SW[9] <= 0;
85
                                                                                                           @(posedge
                                                                                                                                  CLOCK_50);
86
                                                                                     repeat(1)
                                                                                                           @(posedge
                                                                                                                                  CLOCK_50);
                                                                                                                                  CLOCK_50);
87
88
                          SW[9] <= 0;
SW[8:4] <= 5'b00000;
SW[8:4] <= 5'b00111;
                                                                                    repeat(1)
repeat(1)
                                                                                                           @(posedge
                                                                                                                                  CLOCK_50);
CLOCK_50);
                                                                                                           @(posedge
@(posedge
89
                                                                                     repeat(1)
repeat(1)
90
                                                                                                           @(posedge
                                                                                                                                  CLOCK_50);
91
92
                           $stop; // End the simulation.
93
          endmodule
94
```

#### 2.A) hex32x4.sv

```
Garrett Tashiro
                              October 18, 2021
    2
    3
                              EE 371
                        //Lab 2, Task 2.1
                      //hex32x4 has 4-bit read_data, write_data, 5-bit read_addr and write_addr //as inputs and returns 7-bit led0, led1, led2, led3, led4, and led5 //as outputs. This module displays the data being read from a memory address //as well as that memory address. This module also displays the data being //written as well as the memory address to which it is being written to. //Data being read is displayed to HEX0. Data being written is displayed to //HEX1. The address being read is displayed to HEX2 and HEX3. The address //being written to is displayed on HEX4 and HEX5. All addresses and data //are displayed in hexcidecimal
   8
10
11
12
13
14
                              are displayed in hexcidecimal.
17
                       module hex32x4(read_data, write_data, read_addr, write_addr, led0, led1, led2, led3, led4, led5);
                                             input logic [3:0] input logic [4:0]
18
                                                                                                                         read_data, write_data;
19
20
21
22
                                                                                                                     read_addr, write_addr;
led0, led1, led2, led3, led4, led5;
                                             output logic [6:0]
                                           //localparams to hold 7-bits to logic for hex displays localparam logic [6:0] zero = 7'b1000000; //0 localparam logic [6:0] one = 7'b1111001; //1 localparam logic [6:0] two = 7'b0100100; //2 localparam logic [6:0] three = 7'b0110000; //3 localparam logic [6:0] four = 7'b0011001; //4 localparam logic [6:0] five = 7'b0010010; //5 localparam logic [6:0] six = 7'b0000010; //6 localparam logic [6:0] six = 7'b0000000; //6 localparam logic [6:0] seven = 7'b1111000; //7 localparam logic [6:0] eight = 7'b00000000; //8 localparam logic [6:0] nine = 7'b0010000; //9 localparam logic [6:0] A = 7'b0001000; //A localparam logic [6:0] B = 7'b0000011; //b localparam logic [6:0] C = 7'b1000110; //C localparam logic [6:0] E = 7'b000110; //E localparam logic [6:0] F = 7'b0001110; //F localparam logic [6:0] F = 7'b0001110; //F localparam logic [6:0] F = 7'b11111111;
23
24
25
26
27
28
29
30
31
32
33
 34
 35
 36
 37
 38
39
40
41
42
43
                                              //Creating two 4-bit and two 1-bit logics to hold the upper and lower
//bits of read_addr and write_addr
                                             logic upperWrite, upperRead;
logic [3:0] lowerWrite, lowerRead;
```

```
//Assigning lowerWrite to bits 0-3 of write_addr for hex output
assign lowerWrite = write_addr[3:0];
//Assigning upperWrite to bit 4 of write_addr for hex output
assign upperWrite = write_addr[4];
   48
   49
  //Assign lowerRead to bits 0-3 of read_addr for hex output
assign lowerRead = read_addr[3:0];
//Assign upperRead to bit 4 of read_addr for hex output
assign upperRead = read_addr[4];
                         //always_comb for combinational logic with a case statement for write_data.
//The case statement will set the output for HEX2 in hexidecimal for
//the data that is being written to a memory address
                         always_comb begin
           П
           case(write_data)
           ļ
                                   4'd0: begin
led1 = zero;
                                   end
           占
                                   4'd1: begin
led1 = one;
                                    end
           4'd2: begin
led1 = two;
           F
                                   4'd3: begin
                                               led1 = three;
                                    end
           81
82
                                   4'd4: begin
                                               led1 = four;
  83
84
85
86
                                    end
                                   4'd5: begin
led1 = five;
           87
   88
           89
                                   4'd6: begin
  90
                                               led1 = six;
  91
                                    end
  92
93
94
          F
                                   4'd7: begin
led1 = seven;
95
96
97
98
99
                                   end
          占
                                   4'd8: begin
                                              led1 = eight;
                                   end
          F
                                   4'd9: begin
led1 = nine;
101
102
103
                                   end
104
105
106
107
108
          ļ
                                   4'd10: begin
led1 = A;
                                   end
          占
109
110
                                   4'd11: begin
led1 = B;
111
                                   end
112
113
114
115
          F
                                  4'd12: begin
led1 = C;
116
117
                                   4'd13: begin
118
119
120
121
122
123
124
                                              ledI = D;
                                   end
          占
                                   4'd14: begin
led1 = E;
                                   end
          占
125
126
127
                                   4'd15: begin
led1 = F;
                                   end
128
129
          占
                                   default: begin
   led1 = 7'bx;
130
131
                        end
endcase
end
                                   end
132
133
```

```
134
135
136
137
138
139
140
                           //always_comb for combinational logic with a case statement for read_data.
//The case statement will set the output for HEXO in hexidecimal for
//the data that is being read from an read_address location in the register.
always_comb begin
case(read_data)
            141
142
143
                                       4'd0: begin
led0 = zero;
                                        end
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
160
161
162
            4'd1: begin
led0 = one;
                                        end
            4'd2: begin
                                                    led0 = two;
                                       end
                                       4'd3: begin
led0 = three;
                                        end
            4'd4: begin
led0 = four;
                                        end
            占
                                       4'd5: begin
led0 = five;
                                        end
164
165
166
167
168
169
170
171
172
173
174
175
176
177
            ļ
                                       4'd6: begin
led0 = six;
                                        end
            Ė
                                       4'd7: begin
                                                    leď0 = seven;
                                        end
            Ė
                                       4'd8: begin
led0 = eight;
                                        end
            占
                                       4'd9: begin
                                                    led0 = nine;
end
                                        4'd10: begin
led0 = A;
             end
             Ė
                                        4'd11: begin
led0 = B;
                                        end
                                        4'd12: begin
led0 = C;
             end
                                       4'd13: begin
led0 = D;
             4'd14: begin
led0 = E;
                                        end
                                        4'd15: begin
led0 = F;
                                        end
             Ė
                                        default: begin
led0 = 7'bx;
                                        end
                           end
endcase
end
                            //always_comb for combinational logic with a case statement for lowerWrite.
//The case statement will set the output for HEX4 in hexidecimal for
//the lower part of the memory write_address
always_comb begin
case(lowerWrite)
 212
213
214
215
216
217
218
219
220
221
222
223
             -
                                       4'd0: begin
led4 = zero;
                                        end
             4'd1: begin
led4 = one;
                                        end
```

```
224
225
226
227
228
229
230
231
232
233
234
235
236
           占
                                      4'd2: begin
                                                  led4 = two;
                                      end
           ļ
                                      4'd3: begin
led4 = three;
                                      end
           占
                                      4'd4: begin
                                                  led4 = four;
                                      end
                                      4'd5: begin
led4 = five;
end
           F
                                      4'd6: begin
led4 = six;
           ŀ
                                      4'd7: begin
led4 = seven;
                                      end
           F
                                      4'd8: begin
led4 = eight;
                                      end
           F
                                      4'd9: begin
led4 = nine;
                                      end
           占
                                      4'd10: begin
led4 = A;
                                      end
                                      4'd11: begin
led4 = B;
                                      end
264
                                      4'd12: begin
led4 = C;
265
266
267
                                      end
268
269
270
271
272
273
274
275
276
277
278
279
280
                                     4'd13: begin
led4 = D;
           F
                                     4'd14: begin
led4 = E;
                                      end
                                     4'd15: begin
                                                 1ed4 = F;
                                      end
           F
                                     default: begin
    led4 = 7'bx;
281
282
283
284
285
286
287
                         end
endcase
end
                                      end
                         //always_comb for combinational logic with a case statement for upperWrite.
//The case statement will set the output for HEX5 in hexidecimal for
//the upper part of the memory write_address. Only going to 32, so this only
//needs to check for the 5th bit being a 1 or 0.
always_comb begin
    case(upperWrite)
288
289
290
291
292
293
294
           1'd0: begin
295
296
                                                  led5 = zero;
297
298
299
           F
                                     1'd1: begin
 led5 = one;
300
                                      end
           ļ
301
                                     default: begin
   led5 = 7'bx;
302
303
304
                                      end
305
                                endcase
306
                          end
307
308
309
                          //always_comb for combinational logic with a case statement for lowerRead.
//The case statement will set the output for HEX4 in hexidecimal for
//the lower part of the memory read_address
always_comb begin
310
312
           case(lowerRead)
```

```
case(lowerRead)
313
314
           -
                                     4'd0: begin
led2 = zero;
315
316
317
318
319
           Ė
                                     4'd1: begin
led2 = one;
320
321
322
323
324
                                      end
           F
                                     4'd2: begin
led2 = two;
                                      end
325
326
327
328
329
           Ė
                                      4'd3: begin
                                                  1ed2 = three;
                                      end
           F
330
331
332
333
334
335
                                      4'd4: begin
                                                  led2 = four;
                                      end
           ļ
                                     4'd5: begin
led2 = five;
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
                                      end
           4'd6: begin
led2 = six;
                                      end
           4'd7: begin
led2 = seven;
                                      end
           F
                                     4'd8: begin
led2 = eight;
                                      end
           F
                                     4'd9: begin
led2 = nine;
                                      end
353
354
           4'd10: begin
led2 = A;
355
356
                                      end
358
359
360
                                   4'd11: begin
led2 = B;
          end
361
          ģ
                                   4'd12: begin
led2 = C;
362
363
364
365
366
367
368
                                   end
                                   4'd13: begin
led2 = D;
          end
369
370
371
372
          Ė
                                   4'd14: begin
led2 = E;
                                    end
373
374
375
376
377
378
379
                                   4'd15: begin
led2 = F;
          end
                                   default: begin
   led2 = 7'bx;
          ģ
380
                                   end
381
382
383
384
                              endcase
                        end
                         //always_comb for combinational logic with a case statement for upperRead.
//The case statement will set the output for HEX5 in hexidecimal for
//the upper part of the memory read_address. Only going to 32, so this only
//needs to check for the 5th bit being a 1 or 0.
385
386
387
                         always_comb begin
case(upperRead)
388
389
390
391
392
          1'd0: begin
led3 = zero;
393
                                    end
394
395
          Ė
                                   1'd1: begin
    led3 = one;
396
397
                                    end
398
399
400
          Ė
                                   default: begin
   led3 = 7'bx;
401
402
403
                              endcase
404
           endmodule
```

## 2.B) hex32x4.sv (testbench)

```
//hex32x4_testbench tests for expected and unexpected behavior for
//the hex displays. The first three tests are for the address being read
//and written since they are both 5-bits. The three tests done were at 0,
//5, and 18. This was to make sure the second HEX display for each address
//would update correctly. The next three tests are for read and write data.
//These tests do three numbers to see if the HEX displays for them update
//correctly.
module hex32x4_testbench();
logic [3:0] read_data, write_addr;
logic [4:0] read_addr, write_addr;
logic [6:0] led0, led1, led2, led3, led4, led5;

hex32x4 dut(.read_data, .write_data, .read_addr, .write_addr, .led0, .led1, .led2, .led3, .led4, .led5);

hex32x4 dut(.read_data, .write_data, .read_addr, .write_addr, .led0, .led1, .led2, .led3, .led4, .led5);

int i;

initial begin
    read_addr = 5'd0; write_addr = 5'd0; #10;
    read_addr = 5'd1; write_addr = 5'd1; #10;
    read_addr = 5'd2; write_addr = 5'd1; #10;
    read_adata = 4'd0; write_adata = 4'd0; #10;
    read_data = 4'd0; write_data = 4'd6; #10;
    read_data = 4'd6; write_data = 4'd6; #10;
    read_data = 4'd1; write_data = 4'd1; #10;
    read_data = 4'd1; write_data = 4'd1; #10;
    read_mmodule
```

## 2.C) counter.sv

```
Garrett Tashiro
   2
                        october 18, 2021/
   3
4
5
                         EE 371
                    //Lab 2, Task 2.2
                    //counter is a parameterized module that has 1-bit clk_divide, and
   6
7
8
9
                  //counter is a parameterized module that has 1-bit clk_divide, and
//reset as inputs and returns a parameterized output read_out. For
//lab 2, parameter count is 5, so the output read_out will be 5-bits
//for the address. This module uses clk_divide to have a roughly 1 second
//clock speed to update the memory addresses being read in sequential order
//by increasing read_out by 1 on the positive clock edge of clk_divide.
module counter #(parameter count = 5) (clk_divide, reset, read_out);
input logic clk_divide, reset;
output logic fount = 1:01
10
11
12
13
14
15
                                    input logic
output logic [count - 1:0]
                                                                                                                               read_out;
16
17
18
19
20
21
22
23
24
25
26
27
                                     //always_ff block to update on the positive clock edge. This block
//checks if 1-bit reset is high and if it is then it zeros out
//read_out, and if reset is not high then it will add 1 to read_out.
always_ff @(posedge clk_divide) begin
   if(reset) begin
        read_out <= '0;</pre>
              read_out <=
end
                                              else begin
                                                       read_out <= read_out + 1;
28
                  endmodule
```

### 2.C) counter.sv (testbench)

```
30
31
33
33
33
33
33
33
33
40
41
42
43
44
45
55
55
55
55
57
                //counter_testbench tests for expected and unexpected behavior
//of the counter module. It first starts by setting reset high then
//low. After that it waits for 33 clock cycles for the counter has time
//to reach its max and go back down to 0. Then reset is set high then
//low again to show the count will reset to 0 and then continues to
//count for 5 more clock cycles.
module counter_testbench();
logic counter_testbench();
logic clk_divide, reset;
                                logic
logic [4:0]
                                                                     read_out;
                                counter #(.count(5)) dut(.clk_divide, .reset, .read_out);
                                parameter clk_PERIOD = 100;
initial begin
    clk_divide <= 0;
    forever #(clk_PERIOD/2) clk_divide <= ~clk_divide;// Forever toggle the clk</pre>
                                end
                               initial begin
   reset <= 1;
   reset <= 0;</pre>
            repeat(1)
repeat(33)
repeat(1)
                                                                                                                                                            clk_divide);
                                                                                                                           @(posedge
                                                                                                                           @(posedge
@(posedge
                                                                                                                                                            clk_divide);
clk_divide);
                                       reset <= 1;
reset <= 0;
                                                                                                                                                             clk_divide);
clk_divide);
                                                                                                                           @(posedge
                                                                                            repeat(1)
repeat(5)
                                                                                                                           @(posedae
                                                                                                                                                             clk_divide)
                                       $stop; // End the simulation.
               endmodule
```

# 2.D) paramDFF.sv

```
//Garrett Tashiro
                october 18, 2021
  3
                /FF 371
             //Lab 2, Task 2.3
  4
            //doubleD has 1-bit clk, reset, and press as inputs, and
//returns 1-bit out. This is a parameterized module to be able
//to change the number of bits being passed. This module is a double
//DFF (two in series) that takes the input signal from a switches, or
  6
7
  8
            //DFF (two in series) that takes the
//buttons to prevent metastability.
module parambff #(parameter itsy = 1)(clk, reset, press, out);
    reset, clk;
  9
10
11
                        input logic [itsy - 1:0]
output logic [itsy - 1:0]
12
13
14
                                                                               out:
15
16
17
                         logic [itsy - 1:0] temp1;
                           /always_ff replicates a double DFF. The input press goes into the
/first DFF and the output from the first DFF is the input for the
18
19
20
21
22
23
24
25
                        //second DFF.
always_ff @(posedge clk) begin
if (reset) begin
         temp1 <=
                                                 <= '0;
                                     out
26
27
28
         else begin
                                    tempí <= press;
29
30
                                     out<sup>*</sup>
                                                <= temp1;
                             end
31
                         end
32
            endmodule
33
```

## 2.E) paramDFF.sv (testbench)

```
//paramDFF_testbench tests the behaivor of a parameterized double DFF
       //module. The test first sets reset to high and then low. It then tests
35
       //4 different values being passed through the DFF's in series. The updated //output takes two clock cycles, so wait a few clock cycles at the end.
36
37
38
       module paramDFF_testbench();
                                 reset, clk;
press, out;
39
               logic
40
               logic [3:0]
41
42
43
               paramDFF #(.itsy(4)) dut(.clk, .reset, .press, .out);
44
               parameter clk_PERIOD = 100;
45
               initial begin
     46
                      c1k <= 0;
47
                      forever #(clk_PERIOD/2) clk <= ~clk; // Forever toggle the clk
48
               end
49
50
     initial begin
                                                                                             c1k);
51
                  reset <= 1;
                                                                             @(posedge
                                                              repeat(1)
                                                                                             clk);
52
53
                  reset <= 0; press <= 4'b1000;
press <= 4'b0011;
                                                                             @(posedge
@(posedge
                                                              repeat(1)
                                                              repeat(1)
repeat(1)
                                                                                             clk);
                  press <= 4'b1100;
54
                                                                             @(posedge
                                                                                             c1k);
55
                  press <= 4'b0100;
                                                                                             c1k);
                                                              repeat(1)
                                                                             @(posedge
56
                                                              repeat(3)
                                                                             @(posedge
57
58
                  $stop; // End the simulation.
59
               end
       endmodule
60
```

## 2.F) clock divider.sv

```
2
         Garrett Tashiro
October 10, 2021
 3
         /EE 371
 4
        //Lab 2, Task 2.4
 6
7
        //clock_divider has 1-bit clock and 1-bit reset as inputs and returns
        //divided_clocks as an output. This module allows you to change the
       //clock rate of CLOCK_50 in order to be able to have HEX displays
//update roughly every second. This is a module written in 271.
 8
10
       11
12
13
14
15
                                                                   [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
16
17
                  always_ff @(posedge clock) begin
  divided_clocks <= divided_clocks + 1;</pre>
     18
                  end
19
       endmodule
```

## 2.G) clock divider.sv (testbench)

```
20
21
22
       //clock_divider_testbench tests for expected and unexpected behavior.
       //This testbench resets and just runs for 100 clock cycles
23
24
25
26
27
28
29
30
       module_clock_divider_testbench();
              logic
                              reset, clock;
              logic [31:0]
                              divided_clocks;
              clock_divider dut(.clock, .reset, .divided_clocks);
              parameter clk_PERIOD = 100;
              initial begin
     31
32
                    clock <= 0;
                    forever #(clk_PERIOD/2) clock <= ~clock; // Forever toggle the clk
33
              end
34
35
36
     initial begin
                                  repeat(1)
repeat(1)
                                                              clock);
clock);
                 reset <= 1;
                                                @(posedge
                 reset <= 0;
37
                                                @(posedge
38
                                  repeat (100)
                                                                 clock);
                                                  @(posedge
                 $stop; // End the simulation.
39
40
              end
41
       endmodule
```

## 2.H) ram32x4.v

```
37
38
39
    40
    41
                                 clock,
    42
                                  data,
    43
                                 rdaddress,
    44
                                  wraddress,
    45
                                 wren,
    46
                                  q);
    47
48
                                                           clock;
:0] data;
                                  input
                                 input [3:0]
input [4:0]
input [4:0]
    49
50
51
                                                                           rdaddress;
                                                                          wraddress;
    52
53
                                  input
                                                          wren;
                         output [3:0] q;
`ifndef ALTERA_RESERVED_QIS
    54
55
                         // synopsys translate_off
    56
                           endif
    57
58
59
60
                                 tri1
tri0
                                                            clock;
                           tri0 wren;
ifndef ALTERA_RESERVED_QIS
                        // synopsys translate_on
`endif
    61
    62
    63
                                 wire [3:0] sub_wire0;
wire [3:0] q = sub_wire0[3:0];
    64
    65
                                                            am altsyncram_component
.address_a (wraddress),
.address_b (rdaddress),
.clockO (clock),
.data_a (data),
.wren_a (wren),
.q_b (sub_wireO),
.aclrO (1'bO),
.aclrI (1'bO),
.addressstall_a (1'bO),
.addressstall_b (1'bO),
.byteena_a (1'bI),
.byteena_b (1'bI),
.clock1 (1'bI),
.clockenO (1'bI),
                                  altsyncram altsyncram_component (
    67
    68
   69
70
71
72
73
74
75
76
77
78
79
80
    81
82
    83
    84
    85
                                                              .q_a (),
.rden_a (1'b1),
    86
    87
                                                              .rden_b (1'b1),
.wren_b (1'b0));
    88
    89
90
                                          fparam
    altsyncram_component.address_aclr_b = "NONE",
    altsyncram_component.address_reg_b = "CLOCKO",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.init_file = "ram32x4.mif",
    altsyncram_component.intended_device_family = "Cyclone V",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.numwords_a = 32,
    altsyncram_component.numwords_b = 32,
    altsyncram_component.outdata_aclr_b = "DUAL_PORT",
    altsyncram_component.outdata_aclr_b = "NONE",
    altsyncram_component.outdata_reg_b = "UNREGISTERED",
    altsyncram_component.power_up_uninitialized = "FALSE",
                                 defparam
    91
    92
    93
    95
96
    97
    98
99
100
101
102
103
                                           altsyncram_component.power_up_uninitialized = altsyncram_component.ram_block_type = "M10K",
104
105
                                           altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
106
107
                                           altsyncram_component.widthad_a =
                                           altsyncram_component.widthad_b = 5
108
                                           altsyncram_component.width_a = 4,
altsyncram_component.width_b = 4,
altsyncram_component.width_byteena_a = 1;
109
110
111
112
113
                        endmodule
```

```
Garrett Tashiro
October 19, 2021
  2
  3
                //EE 371
  4
               //Lab 2, Task 2.4
  5
              //DE1_SoC has implements a dual port RAM, and has hierarchical //calls to paramDFF, clock_divider, counter, ram32x4, and hex32x4. //This module takes inputs from KEY[0], KEY[3], and SW[8:0]. //Address for the RAM is taken from SW[8:4], data is input from //SW[3:0]. The clock diver is used to cycle through all memory //addresses at roughly 1 second and displays the data for all //addresses. Each memory address can be written to, and all //addresses as well as data is displayed on the seven segment
  6
  8
10
11
12
13
14
               //HEX displays.
15
16
               //DE1_SoC is the top level module.
              17
                            input logic
input logic [3:0]
input logic [9:0]
18
19
20
                                                                            KEY;
                                                                            SW:
21
                            output logic [6:0]
                                                                           HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
22
23
24
25
26
27
28
29
                            //32-bit logic to hold output from clock_divider
logic [31:0] div_clk;
                           //1-bit logic to hold value from KEY[0] for reset
logic reset;
assign reset = ~KEY[0];
 30
                            //5-bit, 4-bit, and 1-nit logic to hold output values from DFF's
logic [4:0] write_address;
logic [3:0] write_data;
 31
32
33
34
35
                            logic write_enable;
                            //5-bit logic count_addr to hold the output from counter module
logic [4:0] count_addr;
36
37
38
                           //4-bit logic to hold output from the ram32x4 to display on hex displays logic [3:0] read_data;
 39
40
                           //clock_divider has 1-bit CLOCK_50, and reset as inputs and returns 1-bit
//div_clk as an output.This module divides the clock to lower the frequency
//of CLOCK_50
43
45
                           clock_divider oneSec(.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
46
                         //1-bit logic clk;
logic clk;
//assign clk = CLOCK_50;  // for sim
assign clk = div_clk[25];  // for board
                             /1-bit_logic clk for the clock on board or during simulation
47
48
                                                                                              / for simulation
50
51
52
53
54
55
                          //paramDFF address has 1-bit CLOCK_50, reset, and 5-bit SW[8:4] as inputs and
//returns 5-bit write_address. write_address is the address being written to,
//and this output is passed through two DFF's to prevent metastability.
paramDFF #(.itsy(5)) address(.clk(CLOCK_50), .reset(reset), .press(SW[8:4]), .out(write_address));
56
57
                          //paramDFF data has 1-bit CLOCK_50, reset, and 4-bit Sw[3:0] as inputs and
//returns 4-bit write_data. write_data is the data being written to an address,
//and this output is passed through two DFF's to prevent metastability.
paramDFF #(.itsy(4)) data(.clk(CLOCK_50), .reset(reset), .press(SW[3:0]), .out(write_data));
58
59
60
61
62
63
                          //paramDFF data has 1-bit CLOCK_50, reset, and 1-bit ~KEY[3] as inputs and
//returns 1-bit write_enable. write_enable is the enable to be able to write
//to an address and this output is passed through two DFF's to prevent metastability.
paramDFF #(.itsy(1)) enable(.clk(CLOCK_50), .reset(reset), .press(~KEY[3]), .out(write_enable));
64
65
66
67
                           //counter read_mem has 1-bit clk, and reset as inputs and returns 5-bit count_addr
//as its output. This module is meant to count up to display the memory addresses.
counter #(.count(5)) read_mem(.clk_divide(clk), .reset(reset), .read_out(count_addr));
 68
69
70
71
72
73
74
75
                           //ram32x4 duhRAM has 1-bit CLOCK_50, write_enable, 4-bit write_data, 5-bit count_addr, //and write_address as inputs and returns 4-bit read_data. This module is the dual port //RAM for this sytem.
          ram32x4 duhRAM(.clock(CLOCK_50)
                                                          .data(write_data),
.rdaddress(count_addr),
.wraddress(write_address),
76
77
79
                                                           .wren(write_enable),
80
                                                           .q(read_data));
```

```
//hex32x4 allDisplays has 4-bit read_data, write_data, 5-bit read_addr, and write_addr
//as inputs and returns 7-bit HEXO-HEX5. This module takes the data and addresses and
//displays_them_to_the HEX_displays_on_the board.
83
84
85
                   hex32x4 allDisplays(.read_data(read_data),
      86
                                                 .write_data(write_data),
87
                                                 .read_addr(count_addr),
88
                                                 .write_addr(write_address),
89
                                                 .led0(HEX0),
                                                 .led1(HEX1),
.led2(HEX2),
90
91
92
                                                  .led3(HEX3),
93
                                                  .led4(HEX4)
94
                                                  .led5(HEX5));
95
96
      endmodule
```

## 2.J) DE1 SoC.sv (testbench)

```
/DE1_Soc_testbench test for expected and unexpected behavior.
/I first set SW inputs to 0, and reset the system. I let the
/system run for 33 clock cycles in order to make sure that
/the counter was working correctly and updating the HEX's.
/I then wrote to an address and with write enabled. I next
  99
100
101
102
           //I then write to an address and writh write enabled. I next
//tried writing to an address without write enabled. I reset
//again to see what was written.
Timescale 1 ps / 1 ps
module DE1_SoC_testbench();
103
104
105
106
                    logic CLOCK_50;
logic [3:0] KEY;
logic [9:0] SW;
logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
107
108
109
110
111
112
                    DE1_SOC dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
113
114
                    parameter CLOCK_PERIOD=100;
                    initial begin
CLOCK_50 <= 0;
115
116
117
         forever \#(CLOCK\_PERIOD/2) CLOCK_50 <= \simCLOCK_50; // Forever toggle the clock
118
119
                    120
121
         @(posedge
                                                                                                                           CLOCK_50);
122
                        124
125
                                                                                                                                              CLOCK_50);
                                                                                                                           @(posedge
126
                                                                                                                           @(posedge
                                                                                                                                              CLOCK_50);
127
                                                                                                                           @(posedge
                                                                                                                                              CLOCK_50):
                                                   repeat(2)
                        KEY[0] \le 0;

KEY[0] \le 1;
                                                                     @(posedge
                                                                                        CLOCK_50):
128
129
130
                                                   repeat(2)
                                                                     @(posedge
                                                                                        CLOCK 50):
                        $stop; // End the simulation.
131
132
                    end
        endmodule
133
```

# 3.A) FIFO\_Control.sv

```
Garrett Tashiro
                     October 19, 2021
                     /EE 371
  4
                 //Lab 2, Task 3.1
                 //FIFO_Control has 1-bit clk, reset, read, and write as inputs and returns
//1-bit wr_en, empty, full, 4-bit (set by parameter depth) readAddr
//and writeAddr as outputs. This module implements an FSM which acts like
//a queue for memory module. The FIFO follows first in, first out, so a queue is
//made through an FSM. The FSM tests if the memory is full or empty, if
//it is not full then it can be written to, and if it is not empty it
//can be read from.
10
12
13
14
15
16
17
                 module FIFO_control #(parameter depth = 4)(clk, reset, read, write, wr_en, empty, full, readAddr, writeAddr);
                                input logic clk, reset;
input logic read, write;
output logic wr_en;
output logic empty, full;
output logic [depth-1:0] readAddr, writeAddr;
18
19
20
21
22
                         //logic to be pointers for queue. Moon phase names.
//crescent: close to empty
//gibbous: close to full
23
24
25
26
27
                         logic crescent, gibbous;
                        //crescent points to one place behind of readAddr
//gibbous points to one place behind of writeAddr
assign crescent = (writeAddr == readAddr + 4'b0001);
assign gibbous = (readAddr == writeAddr + 4'b0001);
28
29
30
```

```
//Three states for the FSM.
33
34
35
              //clear = empty
//stocked = full
36
37
38
39
40
41
42
43
              enum{clear, neither, stocked} ps, ns;
              //always_comb for and FSM for the register. This FSM
              //always_comb for and FSM for the register. This FSM
//implements a queue for reading and writting to addresses
//in memory. This FSM has states clear, neither, and stocked.
//Each state checks if a read or write is happening, and
//neither takes into account if the queue is becoming full
//or empty with logics crescent and gibbous.
always_comb begin
case(ps)
       ₽
       Ī
                       clear: begin
                            if(read == 0 && write == 1) begin
       ₽
                                ns = neither;
       F
                            else begin
                                ns = clear;
       end
                       end
                       neither: begin
       if(read == 1 && write == 0 && crescent == 1) begin
                               ns = clear;
       -
                            else if(read == 0 && write == 1 && gibbous == 1) begin
                               ns = stocked;
       F
                            end
                            else begin
                                ns = neither;
       -
                            end
                       end
                       stocked: begin
  if(read == 1 && write == 0) begin
       ns = neither;
       -
                            else begin
                                 ns = stocked;
                            end
                       end
80
                   endcase
              end
```

```
83
              //Assignment for write enable to be 1 when
              //write is 1 and full is 0.
  84
  85
              assign wr_en = (write == 1 && full == 0);
  86
             assign empty = (ps == clear);
assign full = (ps == stocked);
  87
  88
  89
  90
              //This always_ff assigns will set the value for the
             //1-bit outputs empty and full. This is done by //testing if reset is high, or depending on what //state the FSM is in.
  91
  92
  93
              always_ff @(posedge clk) begin
  94
                 if(reset) begin
  empty <= 1;</pre>
  95
 96
                     full <= 0;
  97
  98
  99
100
                  else if(ps == neither) begin
                     empty <= 0;
101
102
                     full <= 0;
103
                  end
                  else if(ps == clear) begin
104
105
                     empty <= 1;
106
                     full <= 0;
107
108
                  else if(ps == stocked) begin
109
                     empty <= 0;
110
111
                     full <= 1;
                  end
112
          // end
113
114
             //This always_ff updates ps as well as 4-bit outputs
//readAddr and writeAddr. Upon reset, readAddr and
//writeAddr are zeroed out and ps is set to state clear.
115
116
117
              //If/else if statements are used to see if the queue is
118
119
              //empty or full and update readAddr and writeAddr if queue
             //is not full and ps will then always be updated to ns.
always_ff @(posedge clk) begin
120
121
122
       if(reset) begin
readAddr <= '0;
writeAddr <= '0;
        123
124
125
                     ps <= clear;</pre>
126
127
128
        ᆸ
                  else if(empty == 0 && read == 1) begin
129
                     readAddr <= readAddr + 4'b0001;
130
                     ps <= ns;
131
132
133
                   else if(full == 0 && write == 1) begin
134
                       writeAddr <= writeAddr + 4'b0001;
                       ps <= ns:
135
136
                   end
137
        138
                   else begin
                       ps <= ns;
139
140
141
               end
142
          endmodule
```

## 3.B) FIFO Control.sv (testbench)

```
//FIFO_Control_testbench tests for expected and unexpected behavior.
//1-bit inputs read and write are first set to 0, then reset is set
//to 1 then 0 for one clock cycle. 1-bit input write is set to 1 then
//0 for one clock cycle each. This is repeated 5 times to test that
//4-bit writeAddr and 1-bit empty outputs updated correctly. 1-bit
//read input is set to 1 for one clock cycle then set to 0 for 1 clock
//cycle. This is repeated 5 times to test if 4-bit readAddr updated
//correctly and to see if 1-bit output empty goes high when the queue
144
145
146
147
147
148
149
150
151
152
153
154
155
156
157
158
159
160
                                       FIFO_Control_testbench();
                                     logic clk, reset;
logic clk, reset;
logic read, write;
logic wr_en;
logic empty, full;
logic [3:0] readAddr, writeAddr;
                                    FIFO_Control dut(.clk, .reset, .read, .write, .wr_en, .empty, .full, .readAddr, .writeAddr);
161
162
163
164
165
                                    parameter clk_PERIOD = 100;
initial begin
    clk <= 0;
    forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk</pre>
                166
167
168
169
170
171
172
173
174
175
176
177
178
180
181
182
183
184
185
186
                                    ₽
                                                                                                                                              @(posedge
@(posedge
                                             repeat(17) begin
write <= 1;
write <= 0;</pre>
                                                                                                            repeat(1)
repeat(1)
                                                                                                                                              @(posedge
@(posedge
                                                                                                                                                                                  c1k);
                                                                                                            repeat(1)
                                                                                                                                              @(posedge
                                             repeat(18) begin
read <= 1;
read <= 0;</pre>
                                                                                                            repeat(1)
repeat(1)
                                                                                                                                              @(posedge
@(posedge
                                                                                                                                                                                  clk);
clk);
                                                                                                            repeat (1)
repeat (1)
repeat (1)
repeat (1)
repeat (1)
repeat (1)
                                                                                                                                                                                  clk);
clk);
clk);
clk);
clk);
                                            write <= 1;
write <= 0;
reset <= 1;
reset <= 0;</pre>
                                                                                                                                              @(posedge
                                                                                                                                              @(posedge
@(posedge
                                                                                                                                              @(posedae
187
188
189
                                             $stop; // End the simulation.
                  endmodule
```

#### 3.C) FIFO.sv

## 3.D) FIFO.sv (testbench)

```
//FIFO_testbench tests expected, unexpected, and edgecase behavior.
          //The first test is to see if you can go from empty to full without 
//writing again once full. The next test is to go from full to empty 
//to see if you can write when empty. Next test is to see if you can 
//write without write being high. After that, data is written once,
  51
  52
  53
  54
  55
          //and then read and write happen at the same time. Reset at the end
  56
          //to make sure it goes back to empty.
  57
  58
           timescale 1ps/1ps
  59
          module FIFO_testbench();
  60
  61
              parameter depth = 4, width = 8;
  62
              logic clk, reset;
logic read, write;
logic [width-1:0] inputBus;
logic empty, full;
logic [width-1:0] outputBus;
  63
  64
  65
  66
  67
  68
              FIFO #(depth, width) dut (.*);
  69
  70
  71
72
73
              parameter CLK_Period = 100;
              initial begin
  clk <= 1'b0;</pre>
        74
  75
                  forever #(CLK_Period/2) clk <= ~clk;
  76
77
  78
79
              int i;
  80
        initial begin
                                                          repeat(1)
repeat(2)
repeat(2)
                                                                                           c1k);
                 read <= 0; write <= 0; reset <= 1;
                                                                         @(posedge
@(posedge
  81
                                                                                           čĺk);
  82
  83
                  reset <= 0;
                                                                          @(posedge
                                                                                           c1k);
  84
  85
                  for(i = 0; i < 17; i++) begin
        ᆸ
  86
  87
                      write <= 1; inputBus <= i; repeat(1) @(posedge</pre>
                                                                                           c1k);
  88
                  end
 89
 90
                  write <= 0;
                                                              repeat(1)
                                                                               @(posedge
                                                                                                  c1k);
 91
                   for (i = 0; i < 17; i++) begin
 92
        ᆸ
 93
 94
                       read <= 1; outputBus <= i; repeat(1)</pre>
                                                                               @(posedge
                                                                                                  c1k);
 95
                   end
 96
                                                                                                  c1k);
 97
                  read \leftarrow 0;
                                                              repeat(1)
                                                                               @(posedge
                   write <= 0; inputBus <= 8'd20; repeat(1)</pre>
                                                                                                  c1k);
 98
                                                                               @(posedge
                                                                                                  c1k);
                  write <= 1; inputBus <= 8'd29; repeat(1)</pre>
 99
                                                                               @(posedge
100
                  write <= 0;
                                                               repeat(1)
                                                                                                  c1k);
                                                                               @(posedge
101
102
                   read <= 1; write <= 1; inputBus <= 8'd20; repeat(1)
                                                                                               @(posedge
                                                                                                                 c1k);
103
                  read <= 0; write <= 0;
                                                                               @(posedge
                                                                                                  c1k);
104
                                                              repeat(1)
105
                                                                                                  c1k);
106
                   reset <= 1;
                                                              repeat(2)
                                                                               @(posedge
                                                              repeat(2)
                                                                               @(posedge
107
                  reset <= 0;
                                                                                                  c1k);
108
109
110
                   $stop; // End the simulation.
111
              end
112
          endmodule
```

## 3.E) hexDisplay16x8.sv

```
Garrett Tashiro
                            october 19, 2021/
    3
                           /EE 371
                        //Lab 2, Task 3.3
                     //hexDisplay16x8 has 8-bit dataInput, and dataOutput as inputs
//and returns 7-bit led0, led1, led4, and led5 as outputs.
//This module drives HEX diplays 0, 1, 4, and 5. The data being
//input to the FIFO is displayed on HEX5-4. The data output from the
//FIFO is displayed on HEX1-0. All data is displayed in hexcidecimal.
module hexDisplay16x8(dataInput, dataOutput, led0, led1, led4, led5);
    input logic [7:0] dataInput, dataOutput;
    output logic [6:0] led0, led1, led4, led5;
 10
 11
 13
 14
15
16
17
18
19
                                         //localparams to hold 7-bits to logic for hex displays localparam logic [6:0] zero = 7'b1000000; //0 localparam logic [6:0] one = 7'b1111001; //1 localparam logic [6:0] two = 7'b0100100; //2 localparam logic [6:0] three = 7'b0110000; //3 localparam logic [6:0] four = 7'b001001; //4 localparam logic [6:0] five = 7'b001001; //5 localparam logic [6:0] six = 7'b0000010; //5 localparam logic [6:0] seven = 7'b1111000; //7 localparam logic [6:0] eight = 7'b0000000; //8 localparam logic [6:0] eight = 7'b0000000; //8 localparam logic [6:0] nine = 7'b0010000; //9 localparam logic [6:0] A = 7'b0001000; //A localparam logic [6:0] B = 7'b0000011; //b localparam logic [6:0] C = 7'b1000110; //C localparam logic [6:0] D = 7'b0100011; //d localparam logic [6:0] F = 7'b0000110; //F
 20
 21
22
23
 24
25
 26
27
 28
29
 30
 31
32
33
 34
35
36
                                           //4-bit logic to break the 8-bit dataInput and dataOutput into
//two 4-bit chunks. 4-bits of data for each hex display.
logic [3:0] lower_input, lower_output, upper_input, upper_output;
 37
38
39
                                               /assign bits 0-3 to each lower_x logic, and bits 4-7 to each
                                           //upper_x logic respectfully.
assign lower_input = dataInput[3:0];
assign upper_input = dataInput[7:4];
 40
 41
42
                                           assign lower_output = dataOutput[3:0];
assign upper_output = dataOutput[7:4];|
                                     //always_comb for combinational logic with a case statement for upper_output.
//The case statement will set the output for HEX1 in hexidecimal for
//the data that is being read from the FIFO.
always_comb begin
47
48
49
50
51
52
53
54
55
56
57
58
60
              case(upper_output)
                                                       4'd0: begin
led1 = zero;
                                                        end
              占
                                                       4'd1: begin
led1 = one;
                                                        end
                                                        4'd2: begin
led1 = two;
61
62
63
64
65
66
67
70
71
72
73
74
75
77
77
77
80
81
82
83
                                                        end
                                                        4'd3: begin
led1 = three;
                                                        end
                                                        4'd4: begin
                                                                           led1 = four;
                                                        end
              -
                                                        4'd5: begin
led1 = five;
                                                        end
                                                        4'd6: begin
led1 = six;
                                                        end
                                                       4'd7: begin
led1 = seven;
                                                        end
              占
                                                       4'd8: begin
led1 = eight;
86
87
88
89
90
91
92
93
94
                                                        end
              4'd9: begin
led1 = nine;
                                                        4'd10: begin
led1 = A;
                                                        end
```

```
96
97
98
99
100
                             4'd11: begin
led1 = B;
                             end
                             4'd12: begin
led1 = C;
end
                             4'd13: begin
led1 = D;
         end
         Ė
                             4'd14: begin
led1 = E;
                             end
                             4'd15: begin
led1 = F;
         end
                             default: begin
   led1 = 7'bx;
         占
                    endcase
end
                    //always_comb for combinational logic with a case statement for lower_output.
//The case statement will set the output for HEXO in hexidecimal for
//the data that is being read out of the FIFO.
always_comb begin
case(lower_output)
         4'd0: begin
led0 = zero;
                             end
         4'd1: begin
led0 = one;
                             end
         占
                             4'd2: begin
led0 = two;
                             end
|-
|-
                              4'd3: begin
led0 = three;
                               end
          F
                              4'd4: begin
led0 = four;
                               end
                              4'd5: begin
led0 = five;
                               end
                               4'd6: begin
                                        led0 = six;
                               end
          4'd7: begin
led0 = seven;
                               end
                              4'd8: begin
led0 = eight;
                               end
                              4'd9: begin
led0 = nine;
                               end
          4'd10: begin
led0 = A;
                               end
                              4'd11: begin
led0 = B;
                               end
                              4'd12: begin
led0 = C;
                               end
          |-
|-
                              4'd13: begin
led0 = D;
                               end
                              4'd14: begin
led0 = E;
                               end
                              4'd15: begin
led0 = F:
```

```
1ed0 = F;
191
192
                                    end
           193
194
195
                                   default: begin
  led0 = 7'bx;
196
197
198
                              endcase
                         end
                         //always_comb for combinational logic with a case statement for upper_input.
//The case statement will set the output for HEX1 in hexidecimal for
//the data that is being input into the FIFO
always_comb begin
    case(upper_input)
199
200
201
202
203
           204
205
206
           ļ
                                   4'd0: begin
led5 = zero;
 207
                                    end
208
209
210
           占
                                   4'd1: begin
led5 = one;
211
212
213
214
215
216
217
218
                                   4'd2: begin
led5 = two;
                                    end
           占
                                   4'd3: begin
led5 = three;
219
                                    end
220
221
222
223
224
225
226
227
           ļ
                                   4'd4: begin
led5 = four;
                                    end
           占
                                   4'd5: begin
led5 = five;
                                    end
228
229
230
231
232
233
234
235
236
237
238
           占
                                   4'd6: begin
led5 = six;
                                    end
           占
                                   4'd7: begin
led5 = seven;
                                    end
           4'd8: begin
led5 = eight;
239
                                    end
240
           ᆸ
                                       4'd9: begin
led5 = nine;
241
242
243
244
245
246
247
248
                                       end
           1
                                       4'd10: begin
led5 = A;
                                       end
           -
                                       4'd11: begin
led5 = B;
249
250
251
252
253
254
255
256
257
258
259
260
261
           -
                                       end
                                       4'd12: begin
led5 = C;
                                       end
           ļ
                                       4'd13: begin
led5 = D;
           end
                                       4'd14: begin
led5 = E;
262
263
           -
                                       end
264
265
                                       4'd15: begin
led5 = F;
266
267
                                       end
           F
268
                                       default: begin
  led5 = 7'bx;
269
270
271
272
                                        end
                                 endcase
                           end
```

```
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
                       always_comb for combinational logic with a case statement for lower_input.
The case statement will set the output for HEXO in hexidecimal for
                    //the data that is being input into the FIFO always_comb begin
        case(lower_input)
                             4'd0: begin
led4 = zero;
                             end
        F
                             4'd1: begin
led4 = one;
                             end
                            4'd2: begin
led4 = two;
                             end
        占
293
294
295
296
297
298
299
300
301
                             4'd3: begin
led4 = three;
                             end
                             4'd4: begin
led4 = four;
                             end
        F
                             4'd5: begin
led4 = five;
302
303
304
                             4'd6: begin
led4 = six;
305
306
307
308
309
310
                             end
        占
                             4'd7: begin
led4 = seven;
311
312
                             end
                             4'd8: begin
led4 = eight;
313
314
315
316
317
318
319
                             end
        占
                             4'd9: begin
led4 = nine;
                             end
320
321
322
        占
                             4'd10: begin
                                      1ed4 = A;
                             end
323
         占
324
325
326
327
                                4'd11: begin
led4 = B;
                                end
         1
328
329
                                4'd12: begin
330
331
332
                                           1ed4 = C;
                                end
         占
333
334
                                4'd13: begin
                                           led4 = D;
335
336
337
                                end
         F
                                4'd14: begin
led4 = E;
338
339
                                end
         占
340
341
                                4'd15:_begin
342
                                           led4 = F;
343
                                end
         1
344
                                default: begin
led4 = 7'bx;
345
346
                                end
347
348
                           endcase
349
                      end
350
           endmodule
```

## 3.F) hexDisplay16x8.sv (testbench)

```
//hexDisplay16x8_testbench test four different inputs for //dataInput, and dataOutput to make sure each HEX display //updates accordingly. Two sets of numbers were the same //and the other two sets of numbers to test as inputs were //different to make sure the correct HEX displays were updating.
352
353
354
355
 356
                module hexDisplay16x8_testbench();
logic [7:0] dataInput, da
logic [6:0] led0, led1, l
 357
                                                               dataInput, dataOutput;
ledO, led1, led4, led5;
 358
 359
 360
                              hexDisplay16x8 dut(.dataInput, .dataOutput, .led0, .led1, .led4, .led5);
 361
 362
                              initial begin
 363
             dataInput = 8'd0; dataOutput = 8'd0;
dataInput = 8'd8; dataOutput = 8'd8;
dataInput = 8'd13; dataOutput = 8'
dataInput = 8'd62; dataOutput = 8'
                                                                                                                                   #10;
 364
 365
                                                                                                                                   #10;
                                                                                                                                  #10;
 366
                                                                                   dataOutput = 8'd70;
367
                              end
368
                endmodule
369
```

## 3.G) paramDFF.sv

```
Garrett Tashiro
               october 20, 2021/
  3
               EE 371
             //Lab 2, Task 3.4
  4
5
6
7
            //doubleD has 1-bit clk, reset, and press as inputs, and
//returns 1-bit out. This is a parameterized module to be able
//to change the number of bits being passed. This module is a double
//DFF (two in series) that takes the input signal from a switches, or
  .
8
9
            10
11
12
13
14
15
16
                        logic [itsy - 1:0] temp1;
17
18
19
20
21
22
23
24
25
26
27
28
29
                        //always_ff replicates a double DFF. The input press goes into the //first DFF and the output from the first DFF is the input for the
                       //first DFF and
//second DFF.
always_ff @(posedge clk) begin
   if (reset) begin
     temp1 <= '0;</pre>
         end
         else begin
                                  tempí <= press;
30
                           end
 31
                       end
           endmodule
```

#### 3.H) paramDFF.sv (testbench)

```
//paramDFF_testbench tests the behaivor of a parameterized double DFF //module. The test first sets reset to high and then low. It then tests //4 different values being passed through the DFF's in series. The updated //output takes two clock cycles, so wait a few clock cycles at the end. module paramDFF_testbench();
logic reset, clk;
35
36
37
38
39
40
41
42
                                                   reset, clk;
press, out;
                       paramDFF #(.itsy(4)) dut(.clk, .reset, .press, .out);
43
44
45
46
47
                        parameter clk_PERIOD = 100;
         initial begin
clk <= 0;
                                   forever #(clk_PERIOD/2) clk <= ~clk; // Forever toggle the clk
48
49
50
51
52
53
54
55
56
57
58
                        end
         initial begin
                            reset <= 1;
reset <= 0; press <= 4'b1000;
press <= 4'b0011;
                                                                                                  repeat(1)
                                                                                                                        @(posedge
                                                                                                 repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                 clk);
clk);
clk);
                                                                                                                        @(posedge
                                                                                                                        @(posedge
                             press <= 4'b1100;
                                                                                                                        @(posedge
                             press <= 4'b0100;
                                                                                                  repeat(3)
                                                                                                                        @(posedge
                             $stop; // End the simulation.
59
                        end
60
           endmodule
```

# 3.I) inputBuffer.sv

```
Garrett Tashiro
October 20, 2021
  23
               /EE 371
  4
5
             //Lab 2, Task 3
            //inputBuffer has 1-bit clk, reset, and press and
//returns 1-bit out. This module is a buffer so that
//the output from a button will act as one press.
//This file is from a 271 lab.
module inputBuffer(clk, reset, press, out);
   input logic clk, reset, press;
   output logic out;
  6
7
8
9
10
11
12
13
14
15
                        logic ps, ns;
16
17
                        //This always_comb block sets ns to press and out to ~ps & press.
                        //The purpose of this block is to have the input create an output
//that is high for only one clock cycle
18
19
20
21
22
23
24
25
26
27
28
29
         always_comb begin
                           ns = press;
                           out = (~ps & press);
                        //This always_ff block sets ps to 0 upon reset, otherwise it is set ns.
//if ns_is_high, then the always_comb will have the output only be high for
                        //one clock cýcle.
         always_ff @(posedge clk) begin
                            if(reset)
                           ps <= 0;
else
30
31
32
                                   ps <= ns;
 33
                        end
34
            endmodule
```

## 3.J) inputBuffer.sv (testbench)

```
//inputBuffer_testbench tests expect and unexpected behavior.
37
       //The test starts by resetting and setting press high for two
38
       //clock cycles to make sure the output is only high for one
39
       //clock cycle.
40
       module inputBuffer_testbench();
41
42
              logic clk, reset, press;
             logic out;
43
44
             inputBuffer dut(.clk, .reset, .press, .out);
45
46
             parameter clk_PERIOD = 100;
47
             initial begin
     48
                    clk <= 0;
49
                    forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk
50
51
52
53
54
55
             end
             initial begin
     clk);
clk);
                 press <= 0;
                                     repeat(1)
                                                  @(posedge
                                    repeat(1)
                 reset <= 1;
                                                  @(posedge
                 reset <= 0;
                                                                c1k);
                                    repeat(1)
                                                  @(posedge
                                                                c1k);
56
                                    repeat(1)
                 press \leftarrow 1;
                                                  @(posedge
57
                                                                c1k);
                                    repeat(1)
                 press <= 1;
                                                  @(posedge
58
59
                 press <= 0;
                                    repeat(1)
                                                  @(posedge
                                                                clk);
60
                 $stop; // End the simulation.
61
             end
       endmodule
```

## 3.K) ram16x8.v

```
38
 39
 40
          ⊟module ram16x8 (
 41
                    clock,
                   data,
rdaddress,
 42
 43
 44
                    wraddress,
 45
                    wren.
 46
 47
 48
                    input
                                    clock;
                                [7:0]
[3:0]
 49
                    input
                                              data:
                                             rdaddress;
  50
                    input
 51
52
                    input [3:0]
                                              wraddress;
                                   wren;
[7:0]
                    input
              output [7:0] q;
ifndef ALTERA_RESERVED_QIS
  53
 54
55
              // synopsys translate_off
  56
                endif
  57
                                    clock;
                   tri1
 58
59
                    tri0
                                   wren;
              `ifndef ALTERA_RESERVED_QIS
              // synopsys translate_on
  60
  61
               endif
  62
                   wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
  63
  64
  65
                    altsyncram altsyncram_component (
  66
          .address_a (wraddress),
.address_b (rdaddress),
  67
                                    .address_b (rdaddress),
.clock0 (clock),
.data_a (data),
.wren_a (wren),
.q_b (sub_wire0),
.aclr0 (1'b0),
.aclr1 (1'b0),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken1 (1'b1),
.clocken3 (1'b1),
  68
  69
 70
71
 72
73
 74
75
76
77
 78
79
  80
 81
  82
  83
 84
 85
 86
                                      .q_a (),
.rden_a (1'b1),
.rden_b (1'b1),
  87
  88
                                       .wren_b (1'b0));
  89
  90
                     defparam
                          param
altsyncram_component.address_aclr_b = "NONE",
altsyncram_component.address_reg_b = "CLOCKO",
altsyncram_component.clock_enable_input_a = "BYPASS",
altsyncram_component.clock_enable_input_b = "BYPASS",
altsyncram_component.clock_enable_output_b = "BYPASS",
altsyncram_component.intended_device_family = "Cyclone v",
altsyncram_component.lpm_type = "altsyncram",
altsyncram_component.numwords_a = 16
  91
  92
  93
  94
  95
  96
97
                           altsyncram_component.numwords_a = 16,
  98
  99
                          altsyncram_component.numwords_b = 16,
                          altsyncram_component.operation_mode = "DUAL_PORT", altsyncram_component.outdata_aclr_b = "NONE", altsyncram_component.outdata_reg_b = "CLOCKO", altsyncram_component.outdata_reg_b = "CLOCKO",
100
101
102
                          altsyncram_component.ram_block_type = "M10K",
103
104
                           altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
105
106
                          altsyncram_component.widthad_a = 4,
                          altsyncram_component.widthad_b = 4,
107
108
                          altsyncram_component.width_a = 8,
109
                          altsyncram_component.width_b = 8,
110
                           altsyncram_component.width_byteena_a = 1;
111
112
113
               endmodu1e
```

# 3.L) DE1\_SoC.sv

```
/Garrett Tashiro
/October 20, 2021
                         //EE 371
//Lab 2, Task 3
          3
          4
          6
                          //DE1_SoC_has hierarchical calls to paramDFF, inputBuffer, FIFO, and
                         //hexDisplay16x8. This module takes inputs from switches and keys
//to write data to ram in the FIFO. DE1 implements dual port RAM
          8
                         //to write data to ram in the FIFO. DEI imprements dual poit RAM
//with the ability to read and write. The FIFO has an FSM that is a queue
//to hold data being written to the RAM. Once full, LEDR9 will light up.
//If the RAM is empty, LEDR8 will light up. This is a 16x8 RAM module,
//so 16 inputs that are 8-bits long can be stored and read.
        10
       11
       12
       13
       14
                         //DE1_SoC is the top level module for this task.
                         15
       16
                                        input logic [3:0]
input logic [9:0]
output logic [9:0]
output logic [6:0]
       17
                                                                                                   KEY;
                                                                                                   SW;
                                                                                                  LEDR;
       19
20
21
22
23
24
25
26
27
                                                                                                  HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                                         //1{\rm -bit} logic for read, write, empty, and full to hold outputs logic read, write, full, empty;
                                         //8-bit logic for input from switches to inputBus, and for output outputBus
logic [7:0] bussin_in, bussin_out;
       28
29
                                        //Assign LEDR's to light up if full, or empty
assign LEDR[8] = empty;
assign LEDR[9] = full;
        30
        31
                                         //Have HEX2 and HEX3 be balnk since they aren't used to display data
assign HEX2 = 7'b1111111;
assign HEX3 = 7'b1111111;
        32
        33
//paramDFF is two DFF's in series that is parameterized. This module takes in 1-bit CLOCK_50,
//reset, and 8-bits from SW[7:0] as inputs and returns 8-bit bussin_in. This module assures
//that inputs from SW[7:0] are not metastable. The output bussin_in is passed to FIFO and
//hexbisplay16x8.
paramDFF #(.itsy(8)) input_data(.clk(CLOCK_50), .reset(SW[9]), .press(SW[7:0]), .out(bussin_in));
//inputBuffer read_data has 1-bit CLOCK_50, reset, and KEY[0] as inputs and returns 1-bit read //as an output. The output read is passed to FIFO. This module is to have just 1 single read //for a clock cycle.
inputBuffer read_data(.clk(CLOCK_50), .reset(SW[9]), .press(~KEY[0]), .out(read));
//inputBuffer write_data has 1-bit CLOCK_50, reset, and KEY[1] as inputs and returns 1-bit write //as an output. The output read is passed to FIFO. This module is to have just 1 single read //for a clock cycle.
inputBuffer write_data(.clk(CLOCK_50), .reset(SW[9]), .press(~KEY[1]), .out(write));
//FIFO has two hierarchical calls inside of it that has the daul port RAM as well as FIFO_Control
//which has an FSM that is a queue for the RAM. This module takes in the output from paramDFF,
//and both inputBUffer and returns 1-bit empty, full, and 8-bit bussin_out. logic empty and full
//control LEDR[8] and LEDR[9], whiile bussin_out is passed to hexDisplay16x8.
FIFO doing_stuff(.clk(CLOCK_50), .reset(SW[9]), .read(read), .write(write), .inputBus(bussin_in), .empty(empty), .full(full), .outputBus(bussin_out));
//hexDisplay16x8 takes 8-bit bussin_in and bussin_out as inputs and returns the data from each //to HEX displays on the DEI_SOC board. bussin_in has its data displayed on HEX4-5, and bussin_out //has its data displayed on HEX0-1. hexDisplay16x8 show_it(.dataInput(bussin_in), .dataOutput(bussin_out), .led0(HEX0), .led1(HEX1), .led4(HEX4), .led5(HEX5));
```

## 3.M) DE1 SoC.sv (testbench)

```
//DE1_SoC_testbench tests for expected, unexpected, and edgecase behavior.
//Reset is set high then low first. Next, a for loop is used to add data
//17 times to show that the system can only add 16 different sets of data.
//Inside the for loop writing is enable before data is written, and disable
//after. This fills up the memory and shows the queue has a max. After that,
//18 reads happen to check if the same data in comes out in the same order,
//and that you can't read more than you have in the memory.

'timescale 1ps/1ps
module DE1 SoC testbench():
  65
  66
  67
   68
  69
70
71
72
               module DE1_SoC_testbench();
  73
74
75
76
77
78
79
                                                          CLOCK_50;
                            logic
                           logic [3:0]
logic [9:0]
logic [9:0]
logic [6:0]
                                                          KEY;
                                                          SW;
                                                          LEDR:
                                                          HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                            DE1_SOC dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .LEDR, .CLOCK_50);
  80
                            parameter CLOCK_PERIOD = 100;
initial begin
  81
  82
            83
                                        CLOCK_50 \ll 0;
   84
                                        forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
   85
                            end
  86
  87
                            int i;
  88
                           initial begin
  SW[7:0] <= '0; KEY[1] <= 1; KEY[0] <= 1;
  SW[9] <= 1;
  SW[9] <= 0;</pre>
            89
                                                                                                                                                                            CLOCK_50);
CLOCK_50);
CLOCK_50);
  90
                                                                                                                       repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                @(posedge
@(posedge
@(posedge
  91
  92
  93
  94
                                 for(i = 0; i < 18; i++) begin
  KEY[1] <= 0; SW[7:0] <= i;
  KEY[1] <= 1;</pre>
  95
            ᆸ
                                                                                                                                                                            CLOCK_50);
CLOCK_50);
                                                                                                                        repeat(1)
repeat(1)
  96
                                                                                                                                                 @(posedge
  97
                                                                                                                                                 @(posedge
  98
  99
100
                                                                                                                        repeat(3)
                                                                                                                                                 @(posedge
                                                                                                                                                                            CLOCK_50);
101
                                  repeat(18) begin
   KEY[0] <= 0;
   KEY[0] <= 1;</pre>
102
            白
                                                                                                                                                                           CLOCK_50);
CLOCK_50);
103
104
105
                                                                                                                        repeat(1)
repeat(1)
                                                                                                                                                 @(posedge
                                                                                                                                                 @(posedge
106
                                                                                                                                                 @(posedge
                                                                                                                        repeat(3)
                                                                                                                                                                            CLOCK_50);
107
108
                                 $stop; // End the simulation.
109
110
           endmodule
```