**Garrett Tashiro** 

EE 371

November 19, 2021

Lab 4 Report

#### **Procedure**

Lab four was comprised of two tasks: the first task was to implement a bit counter from an ASMD chart that was given and make the control and datapath for the bit counter. The bit counter would take in an 8-bit data and count the number of 1's that was in the data. The second task was to design an ASMD chart, control, and datapath for the binary search algorithm. For this task, we had to create a 32x8 RAM module and search the RAM module for an 8-bit piece of data using the control logic and datapath that we created from our ASMD chart. If the data was found, we would display the address on at which the data was at in the RAM on HEX1 and HEX0, and LEDR[9] would light up. If the value was not found, not address would display on the HEX displays, and LEDR[8] would light up. This lab gave me an understanding about how to create an ASMD chart, and translate the chart into control and datapath logic.

#### Task #1

The first task we were given was to implement a bit counter algorithm in SystemVerilog from an ASMD chart that was given to us on the lab document. We had to create the control logic and datapath for the ASMD chart, and count the number of bits that were 1 in an 8-bit piece of data that we put into the system. For the given ASMD chart I changed a couple of things to make the chart a little bit more descriptive of what my code would be. My ASMD chart can be seen below in Figure 1.




Fig. 1: ASMD Chart for Bit Counting

The way I approached this first task was first by reading over the information in the "Introduction" section of the lab doc, as well as reviewing the lecture slides from class. I wanted to make sure I had a clear understanding of how an ASMD chart worked, and what parts of the chart would be control logic, and what parts were going to be datapath logic. Once I had an understanding of how an ASMD chart worked, and how to translate it to code, I read over task 1. I knew that I was going to need to have a module for control, datapath, and one for HEX display. I first started by translating the ASMD chart into an FSM in my control module. I wanted to have three states based on the three rectangles in the ASMD chart, so I created the three states and named them s1, s2, s3. I knew that I needed to have flags as outputs that would tell the datapath what to do based upon what state the FSM was in. The assignment of the flags can be seen below in Figure 2.

```
////Assignment of outputs///
//result_shift is 1 if in s2 state
assign result_shift = (ps == s2);
//done is 1 if in s3 state
assign done = (ps == s3);
//load_b is 1 if in s1 state and start is 0
assign load_b = ((ps == s1) && !start) ? 1'b1 : 1'b0;
```

Fig. 2: Assignment of Flags in Control

With the assignments, I knew that each one was going to be different based upon what state the FSM was in. I had load\_b only be set to 1'b1 if the FSM was in state s1, and if the 1-bit input signal start was set to 0. This would tell the datapath to not cycle through the 8-bit input data yet, and keep updating to what the 8-bit input data was each clock cycle, as well as setting the count to 0. The value of load\_b was checked in an if statement along with the value of reset and was inside of an always\_ff block in the datapath\_BC. Once start is set to 1, the FSM will transition to s2, which then sets result\_shift to 1. If result\_shift was 1, then the datapath would check to see if the less significant bit of the temp logic, which was originally set to the 8-bit data that was brought in, to see if the value was a 1, or a 0. If the bit is a 1, then count would increment by one. After that, the 8-bit temp logic would be bit shifted to the right by 1 bit. The code for this always\_ff can be seen below in Figure 3, and the full code for datapath\_BC.sv can be found in Appendix 1.C.

```
always_ff @(posedge clk) begin
   if(reset || load_b) begin
      count <= 0;
      new_a <= A;
   end

else if(result_shift) begin
      if(new_a[0] == 1) begin
            count <= count + 4'd1;
      end
      new_a <= new_a >> 1;
   end
end
```

Fig. 3: Datapath Logic for Bit Counter

After I had the control and datapath done I moved onto creating the module for the hex\_display. This module was fairly simple, and I actually had most of the code from previous labs. I just changed a couple variable names, as well as deleted a couple of things and it was finished. The code for the hex\_display module can be found in Appendix 1.E. With the hex\_display module finished I moved onto the DE1\_SoC

module. Since there would be inputs from switches and a key, I knew that I was going to need a double DFF module, so I went to my lab two files and got my paramDFF.sv file. This was to prevent metastability on the signals from the inputs. The full code for paramDFF can be found in Appendix 3.A since this module is used in both tasks. The DE1\_SoC was a fairly simple module to do, although I did have an issue at first with timing from the inputs to the module when resetting the system. The inputs would reset a cycle late, and I fixed this by just putting 1'b0 as the input to all the resets instead of passing reset into reset. The full code for the DE1\_SoC module can be seen in Appendix 1.G.

I reason as to why I setup my code the way I did is because it was because it made the most sense. I followed the ASMD chart, which was fairly easy to follow and translate to code once I knew how to do so. I chose to have the control and datapath be separate modules so I didn't get confused with the where the different variables were needed. I chose to split those modules and just pass flags from one module to another so they worked together. The 1-bit logics load b, result shift, and done were outputs from the control module and passed as inputs to the datapath module. These inputs would assist the datapath in doing what it needed to do. The 1-bit output z in datapath was passed into the control module in order to tell the control that the data that was passed, checked for 1's and shifted, was now 0'ed out and the FSM would transition into the done state. 1-bit output done logic in the control module would be set to 1 once in this state, and the value is passed to datapath in order to set the 4-bit value of result, which is the number of 1's that were in the data that was passed in by the user using switches. The hex\_display module was setup using an always\_comb block, and had 4-bit result passed in from the datapath module. This value would determine what was displayed on HEXO. For the DE1\_SoC, I hierarchically called hex\_display, paramDFF, bitCounter, and datapath\_BC and connected the ports to one another, and tested to make sure that the correct values were being passed into each module, that the outputs were updating correctly, and that the FSM was transitioning through its state correctly.

#### Task #2

For the second task, we had to create an ASMD chart for the binary search algorithm, and then create the control logic and datapath for the binary search algorithm that would search a 32x8 RAM module for a desired piece of data. How I did this was I first started by reading over task 2 to see what was being asked of me. I then watching a video on YouTube as a refresher to see how the binary search algorithm worked as I didn't fully remember exactly how the algorithm worked. Once I knew how the algorithm worked, I went onto drawing my ASMD chart. I figured that I could get the whole system, and all the logic in three states. I Followed along with how the ASMD chart from task 1 was done. I start with drawing the first state, and setting values for my 5-bit values front, mid, and last all to 0. I draw a line down to a diamond that was for 1-bit input start. If start was 0, then 1-bit output loads would be 1. If start was 1, then system would move onto the second state, s2. While in s2 I knew that I first wanted to check if 8-bit target, the data value at the address in the RAM at which mid was pointing to, was equal to 8-bit A, the desired data being searched for. I drew a diamond with this test right below the rectangle for the second state. If the two values were equal, then a line goes from the diamond to the third state, s3, and 1-bit logic is updated to 1. If this test is false, then a line goes to the next diamond/test. I next knew that I wanted to check to see if 5-bit logic front was greater than, or equal to 5-bit logic last. If front is greater than, or equal to then a line goes from the diamond that holds this test to an oval that has 1-bit not found set to 1, and then over to s3. If this test was false, then a line is drawn to the next diamond for the third test. For the third test I checked if 8-bit value A was greater than 8-bit value target. If this was true, then you leave the diamond and go to an oval which does updates: front =mid+1, and mid = (first + last) / 2. If this test was false, then the ASMD went onto the fourth, and final diamond and test. This diamond was the last case, so it would always be true. From the diamond, a line is drawn to an oval. Inside the oval there are two updates: last =  $\min - 1$ , and  $\min = (\text{first + last}) / 2$ . If either of the first tests were true, then the ASMD would be at s3. Coming out of s3 was a line to a diamond that check if start was 0. If start was 0, then you go back to s1. If not, then a line goes from the diamond back into s3. This can all be seen below in my ASMD chart in Figure 4.




Fig. 4: ASMD Chart for Binary Search Algorithm

Once I had the ASMD chart done for task 2 I started working on the control logic by following along with my chart. I first created the states that I knew I would need: s1, s2, s3. I had a similar setup as task 1's s1, which tested if 1-bit input start was 1 or 0. If start was equal to 1 then the FSM would transition to s2. If it was 0, then it stayed in s1. The second state, s2, had an if statement that tested if 8-bit input A was

equal to 8-bit input target OR if 5-bit input front was greater than, or equal to 5-bit input last. This if statement took care of two of the diamonds in the ASMD chart, and I put them in the same if statement since they both would have the FSM transition to s3. If this test was false, then the FSM would stay in s2. This else statement handled the last two diamonds of the ASMD chart. For the third state, s3, I had similar logic to task 1's s3, where if start was 0 then the FSM would transition to s1, otherwise it would stay in s3. The FSM from binarysearch\_Control can be seen below in Figure 5, and the complete code for this module can be seen in Appendix 2.A.

```
always_comb begin
   case(ps)
      s1: begin
if(!start) begin
             ns = s1;
          end
          else begin
          ns = s2;
end
      end
      s2: begin
if((A == target) || (front >= last)) begin
             ns = s3;
          else begin
             ns = s2:
          end
      s3: begin if(!start) begin
             ns = s1:
          else begin
             ns = s3:
          end
       end
   endcase
end
```

Fig. 5: Binary Search Control Logic FSM

Once I had the FSM setup, I assigned the output flags. The 1-bit logic loads was the exact same as loads\_b from task 1, which was if the FSM was in state s1, and start was 0, then loads would be 1, otherwise it would be 0. The 1-bit logic found is set to 1 if the state is s3, and if 8-bit logic A is equal to 8-bit logic target, otherwise it is 0. The 1-bit logic not\_found is set to 1 if the state is s3, and if 8-bit logic A is not equal to 8-bit logic target, otherwise it is 0. The 1-bit logic It is set to 1 if the state is s2, and if 8-bit value A is less than 8-bit value target. The 1-bit logic gt is set to 1 if the state is s2, and if 8-bit value A is greater than 8-bit value target. The assignments for these values can be seen below in Figure 6.

```
//Assign load to 1 if in s1 and start is 0.
//Assign found to 1 if in s3 and A == target.
//Assign not_found to 1 if in s3 and A!= target.
//Assign lt to 1 if in s2 and A < target.
//Assign gt to 1 if in s2 and A > target.
assign loads = ((ps == s1) && !start) ? 1'b1 : 1'b0;
assign found = ((ps == s3) && (A == target)) ? 1'b1 : 1'b0;
assign not_found = ((ps == s3) && (A != target)) ? 1'b1 : 1'b0;
assign lt = ((ps == s2) && (A < target)) ? 1'b1 : 1'b0;
assign gt = ((ps == s2) && (A > target)) ? 1'b1 : 1'b0;
```

Fig. 6: Assigning Outputs in Binary Search Control

After I had everything done for the control logic, I moved onto the datapath for binary search. The datapath used 1-bit loads, It, and gt to determine if the front and mid pointer needed to shift to the right, or if the mid and last pointer needed to shift to the left. Inside an always\_ff there was an if

statement that checked if reset or loads was 1. If either of them was 1, then 5-bit front was set to 5'd0, 5-bit mid was set to 5'd16, and 5-bit last was set to 5d'31. After the if statement was two else if statements. The first else if checked if lt was 1. If it was, then last will update to mid -1. The second else if statement checked if gt was 1. If it was, then front will update to mid +1. After all cases, mid is updated to (front + last) /2. This logic can be seen below in Figure 7, and the full code for binarysearch\_Datapath can be found in Appendix 2.C.

```
//This always_ff sets 5-bit outputs front, mid,
//and last. If reset or loads is 1, then front
//is set to 0, mid is set to 16, and last is set
//to 31. If reset and loads are both 0, then the
//control will send flags for less than, or
//greater than depending on where the value lies
//compared to the data at memeray address mid.
//Shifting happens depending on which flag is
//raised, and then mid is always half of what
//the sum of front and last is.
always_ff @(posedge clk) begin
    if(reset || loads) begin
        front <= 5'b00000;
        mid <= 5'b10000;
        last <= 5'b11111;
end

else if(lt) begin
        last <= mid - 5'd1;
end

mid <= (front + last) / 2;
end

mid <= (front + last) / 2;
end</pre>
```

Fig. 6: Updating Output Logic for Binary Search Datapath

With the datapath done, I moved onto the hex\_display module. I copied over the module from task 1, and made some slight changes. Since the address for which 5-bit mid was pointing to was being passed, I had 4-bit logic lower set to the lower 4-bits of mid's value, and then 1-bit logic upper set to the most significant bit of the value of mid. I had an always\_comb with a case for lower, which assigned 7-bit led0 to a value that would display 1-15 in hex on HEXO, and a second case statement for upper that set 7-bit led1 to display 0-1 on HEX1. I put these case statement inside of an if statement that tested if found was equal to 1. If it was, then the display would update with the address. If found was 0, then the displays would be blank. This was a fairly simple module to create since I had most of the code already done.

With binarysearch\_Control, binarysearch\_Datapath, hex\_display, and paramDFF done I moved onto DE1\_SoC. I setup the DE1\_SoC module using hierarchical calls to the module previously mentioned and I made a testbench. The testbench check to see if the system would iterate through the RAM array properly, if it would find a value in the RAM array, or if it wouldn't find the value. The reason as to why I did this task the way I did was because it was logical. The ASMD chart made the control logic and datapath fairly easy to write. I made the slight changes needed for hex\_display so that it would accommodate a larger input value, and if the data was found in the array. If the data was not found, then I didn't want to display anything, and just have the HEX displays be blank. I had LEDR[8] = not\_found, and LEDR[9] = found in the DE1\_SoC. This was part of the task, so I made sure that an LED would light up if either found, or not\_found was equal to 1.

# **Top-Level Block Diagrams**

# Task #1




Fig. 7: DE1\_SoC Block Diagram for Task 1

# Task #2




Fig. 8: DE1\_SoC Block Diagram for Task 2

#### Results

#### Task #1

The first testbench I made for task 1 was for bitCounter. For this testbench I first started by setting 1-bit start and 1-bit z to 0. I then set reset high for a clock cycle, then low. After that, I set start, and z to 1 for two clock cycles. I then set z to 0 for 2 clock cycles, followed by setting start to 0 for two clock cycles. This was to see how the FSM would transition and if it would update correctly, along with other outputs in the system. After that, I set reset high, then low. I set start to 1 for 8 clock cycles to see if 1-bit output right\_shift would go to 1. Then, I set start to 0, and set z to 1 for a clock cycle. This was to see if 1-bit output done would update by itself, without start being 1. Finally, I set z to 0 for 4 clock cycles to see if 1-bit done, and load\_b would update correctly. The results from these tests were as expected. Load\_b is 1 as long the FSM is in s1. If the FSM was in s1 and start was set to 1, then the FSM would transition to s2. If z was 1 while in s2, then the FSM will transition to s3, and done will go to 1. While in s2, right\_shift does go to 1 as well. This can be seen below in Figure 9.




Fig. 9: bitCounter ModelSim Simulation

The second testbench I made for task 1 was for datapath\_BC. For this testbench I set 8-bit input A to a non-zero value, 1-bit load\_b, right\_shift, and done all to 0. I then set reset high then low. I set right\_shift to 1 for 8 clock cycles, then low. This was done to see if when new\_a was all zeros, that z would go to 1. Next, I set done to 1 for one clock cycle to see if result would update correctly. I then changed the value of A to another non-zero value, set load\_b to 1 for a clock cycle, then low to see if the system would behave the same is if reset was set high, then low. I then set right\_shift high for 8 clock cycles, then low to see if values would update correctly. I set done to 1 for a clock cycle, then 0. The results for these tests were as expected. Upon reset or if load\_b is 1, new\_a is set to A, and count is set to 0. When right\_shift is 1, count updates whenever the least significant bit of new\_a is a 1, and then new\_a is shifted properly. Once new\_a is equal to 0, then z does go to 1, and if done is set to 1, then result updates to what count is. This can be seen below in Figure 10.




Fig. 10: datapath\_BC ModelSim Simulation

Next, I made the testbench for hex\_display. For this testbench I made a for loop. I had the for loop iterate from 0 to 15 and set 4-bit dataIn to the for-loop value i. This was to see if the 7-bit output led0 would update with the correct values depending on what value dataIn was. The results for this test was as expected. If dataIn changes, then led0 will update accordingly to display the correct numbers to HEXO. This can be seen below in Figure 11.




Fig. 11: hex\_display ModelSim Simulation

Once I had the hex\_display module done, I brought in my paramDFF module from a previous lab. For paramDFF testbench, I set press to four different values to see if out would update correctly. The results from this test were as expected, out updated to the correct value, and did it after two clock cycles as well. This can be seen in Figure 12 below.




Fig. 12: paramDFF ModelSim Simulation

The last testbench that I made was for DE1\_SoC. For this testbench, I first set data, SW7-0, to 8'b00110011. I then set start (SW9) to 0 for a clock cycle. After that, I set reset, KEY0, low then high to reset the system. I then set start high for 10 clock cycles. Next, I set start low for 5 clock cycles. From there I set start high again for 11 clock cycles. After those 11 clock cycles I reset the system again by setting KEY0 low then high, and held the high value for 15 clock cycles. I then set data to 8'b11111111 for 4 clock cycles without changing other values. Then I had start go low for 2 clock cycles, then high again. I changed data again, and this time to 8'b00011111. These values were held for 15 clock cycles. Lastly, I set start to 0 for 8 clock cycles, then high for 15 clock cycles. The results from these tests were as expected. The 1-bit logic load\_b is 1 until 1-bit value start goes to 1, then load\_b goes to 0. While start is 1, result\_shift is 1, up until 1-bit z updates and then result\_shift goes to 0. After z is 1, then done updates to 1 as well, and result updates to the number of 1's correctly. Once start is set to 0, then load\_b goes back to 1. Reset works in the system as well, and resets the result back to '0. Also, if the system is finished while start is still high, it will retain the values until start is set low again. This can be seen below in Figure 13.




Fig. 13: DE1 SoC ModelSim Simulation

#### Task #2

The first testbench I made for task 2 was for binarysearch\_Control. The testbench first sets start to 0 and then sets reset high then low. While start is 0, I first tested if the FSM would stay in s1 properly and if the outputs wouldn't update. I made 5-bit front less than 5-bit last for one clock cycle, front equal to last for one clock cycle, then I made front greater than last for one clock cycle. I then set 8-bit A to be less than 8-bit target for one clock cycle, then A to be greater than target, and finally A to be equal to target all for one clock cycle, respectfully. I then change front to be less than last, A to be less than target, and set start to 1. With start set to 1, I repeated my tests for A and target and did three tests of A less than target. After that, I had three tests in which A was greater than target. After that I had one test with A equal to target. I then set start to 0, and set A to be less than target. I set start to 1, and then set front to be equal to last. Then, I set start to 0, set front to be greater than target, and set start to 1 again. I finally set reset high, then low. The results from these tests were as expected. While in s1 and start set to 0, front, last, A, and target can be any value without changing any of the outputs, or causing a state transition in the FSM. Once start is set to 1 and A less than target, It will be 1. If A is greater than target, then gt will be 1. If A and target are equal, then found will be 1, and the FSM will go to s3. Setting start to 0 at this point does the proper state change, and then setting it to 1 with front greater than, or equal to last, then the FSM transitions to s3 and not found is set to 1. This can be seen below in Figure 14.




Fig. 14: binarysearch\_Control ModelSim Simulation

Next, I moved onto the testbench for binarysearch\_Datapath. I started this testbench off by first setting 1-bit loads, It, and gt to 0. I then set reset high, then low. After that, I set It to 1 for 8 clock cycles, then set it back to 0. I set loads to 1, then 0. After that, I set gt to 1 for 10 clock cycles, then to 0. This was followed by setting loads to 1, then 0. I then set reset high, then low. Next, I set It high, then low twice in a row, followed by setting gt high, then low twice. The results from these tests were as expected. When It is set to 1, 5-bit mid, and last are both updated correctly to the value of 5-bit front. When loads is set

to 1 then 0, front, mid, and last all get set to their starting values. When gt is 1, front and mid increment correctly up to the value of loads. Changing It, and gt after reset/loads causes front, mid, and last update correctly. This can be seen below in Figure 15.




Fig. 15: binarysearch\_Datapath ModelSim Simulation

Once I finished binarysearch\_Datapath I moved onto hex\_display. I first started these tests by setting 1-bit found to 0, and used a for loop that had int i go from 0-17 and set 5-bit dataIn to the value of i. I then repeated this test with a second for loop, but I set found to 1 prior to the second for loop. The results from this test were as expected. When found is set to 0, 7-bit led0 and led1 don't change at all. If found is set to 1, then the values for led0 and led1 update accordingly. This can be seen below in Figure 18.




Fig. 18: hex\_display ModelSim Simulation

Once I had the hex\_display module done, I brought in my paramDFF module. For paramDFF testbench, I set press to four different values to see if out would update correctly. The results from this test were as expected, out updated to the correct value, and did it after two clock cycles as well. This can be seen in Figure 19 below.




Fig. 19: paramDFF ModelSim Simulation

The last testbench I did for task 2 was for the DE1\_SoC module. I started off by first setting 8-bit data to a value that was in the RAM module, setting 1-bit start to 0, and setting reset high for one clock cycle, then low for 14 clock cycles. I then set start to 1 for 18 clock cycles then low for 2. After this, I change the value of data to a value that was not in the RAM. I then set start to 1 for 20 clock cycles, then low for 2 clock cycles. I repeated this test with start a second time. Afterwards, I changed data to a value that was in the RAM again. I set reset high for 2 clock cycles, then low for 14, all while start was 0. I then set start to 1 for 20 clock cycles, then low for 2. The results from these tests were mostly as expected. The values for 5-bit front, mid, and last all stay at their starting value upon startup if start is 0. Once start is

set 1 then front, mid, and last all update accordingly until they are all equal, and the value is found. The value for data can change, and the system can start over if start is set low, then high. If a value is in the RAM, then found will output a 1. If a value is not in the RAM, then not\_found will output a 1. This can be seen below in Figure 20. The one unexpected thing that happened can be seen in Figure 21. When a value is found, there is a clock cycle delay between when front, mid, and last are all equal, and when found updates. When the values are equal for one clock cycle not\_found is 1, but then goes to 0. This isn't observed while on the board due to the high clock rate.




Fig. 20: DE1 SoC ModelSim Simulation




Fig. 21: DE1\_SoC ModelSim Simulation Unexpected Result

### **Final Project**

The goal of this lab was to learn how to create, and use ASMD charts to implement algorithms, such as a bit counting algorithm and binary search algorithm, on the DE1\_SoC board using SystemVerilog. In this lab we learned how to read and create an ASMD chart and implement a bit counting algorithm from it with control logic and a datapath, as well as creating an ASMD chart for a binary search algorithm and implementing it with control logic and a datapath. The most challenging part of this lab was getting my inputs from the board to update properly after passing them through double DFFs. Upon reset, values were staying the same for one clock cycle, then reset, which messed with the whole system. This was

the first time that I have worked with an ASMD chart by having to write code from one that is given, or even create one and write the code from the one that I made.

In the end, I was able to produce the results that I wanted and I believe are sufficient and cover the requirements for lab 4.

# **Appendix**

### 1.A) bitCounter.sv

```
//Garrett Tashiro
       //November 15, 2021
//EE 371
 4
       //Lab 4, Task 1
       6
 8
9
//enumerated states for the FSM
enum{s1, s2, s3} ps, ns;
              end
                        else begin
ns = s2;
end
     s2: begin
  if(z == 1) begin
    ns = s3;
end
     ⊟
41
42
      占
                            else begin
44
45
                               ns = s2;
46
47
48
49
                            end
                        end
      s3: begin
⊟
                            if(start) begin
                               ns = s3;
                            end
      else begin
                           ns = s1;
end
                        end
                    endcase
                //This always_ff is to update ps. Upon reset
//ps is set to s1. If reset is 0, then ps is
//set to ns
                //set to ns.
always_ff @(posedge clk) begin
if(reset) begin
ps <= s1;
end
      ļ
                    else begin
                    ps <= ns;
end
                end
                ////Assignment of outputs////
                //result_shift is 1 if in s2 state
assign result_shift = (ps == s2);
                //done is 1 if in s3 state
assign done = (ps == s3);
81
82
                //load_b is 1 if in s1 state and start is 0 assign load_b = ((ps == s1) && !start) ? 1'b1 : 1'b0;
83
84
        endmodule
```

#### 1.B) bitCounter.sv (testbench)

```
//bitCounter_testbench tests for expected, unexpected, and edgecase //behavior. This testbench first sets 1-bit inputs start and z to 0. //Reset is then set high for one clock cycle, then low. Next, start //and z are both set to 1 for 2 clock cycles. Z is then set to 0 for //two clock cycles. Then start is set to 0 for two clock cycles. This //was done to see the behavior of the outputs, and if they would update //properly. Next, reset is set high then low. Start is then set high //for 8 clock cycles, and then low for 2. After that, z is set high for //one clock cycle, then low for 4 clock cycles. This was checking if //states and outputs would update properly as well. module bitCounter_testbench():
  88
89
  91
92
  93
  94
  95
                 module bitCounter_testbench();
  97
98
                                logic
logic
                                                            clk, reset, start, z;
load_b, result_shift, done;
                                100
101
102
103
                                              forever \#(clk\_PERIOD/2) clk <= \sim clk; // Forever toggle the clk
104
105
106
                                initial begin
107
             start <= 0; z <= 0;
reset <= 1;
108
                                                                                                                                                                            clk);
                                                                                                                repeat(1)
                                                                                                                                             @(posedge
109
                                                                                                                repeat(1)
                                                                                                                                             @(posedge
                                       reset <= 0;
start <= 1;
start <= 1;
start <= 0;
reset <= 1;
                                                                                                                                            @(posedge
@(posedge
@(posedge
                                                                                                                repeat(1)
repeat(2)
110
111
                                                                   Z <= 1;
Z <= 0;
Z <= 0;</pre>
112
                                                                                                                repeat(2
113
114
                                                                                                                                            @(posedge
@(posedge
@(posedge
                                                                                                                repeat(2)
                                                                                                                repeat(1)
                                       reset <= 0;
start <= 1;
start <= 0;
                                        reset <=
115
                                                                                                                repeat(1)
                                                                                                                                            @(posedge
@(posedge
@(posedge
116
117
                                                                                                                repeat(8) repeat(2)
118
                                                                                                                repeat(1)
119
120
                                       z \ll 0:
                                                                                                                repeat(4)
                                                                                                                                             @(posedge
121
                                       $stop; // End the simulation.
122
               endmodule
123
```

# 1.C) datapath\_BC.sv

```
/Garrett Tashiro
/November 15, 2021
  2
                  /EE 371
                //Lab 4, Task 1
  5
  6
7
                //datapath_BC is a parameterized module that has 1-bit clk,
                    restrict is a parameterized module that has 1-bit cik, 
reset, load_b, result_shift, done, and 8-bit A (parameterized 
result as outputs and returns 1-bit z, and 4-bit 
result as outputs. This module implements the datapath for a 
bit counter to count the number of 1's in a certain set of data
10
11
               //being passed in.
module_datapath_BC #(parameter width = 8)(clk, reset, A, load_b, result_shift, done, z, result);
13
14
                              input logic cli
input logic lo.
input logic [width - 1: 0] A;
output logic z;
output logic [3:0] res
                                                                                                   clk, reset;
load_b, result_shift, done;
15
16
17
18
                                                                                                   résult:
19
20
21
22
                              //logic to hold value of A that is orignially //passed in so the data can be shifted to //count the number of 1's in the data passed. //4-bit logic count to hold the count of number //of 1's that the data has. logic [width - 1: 0] new_a; logic [3:0] count;
23
24
25
26
27
28
29
30
                                //Assign output z to not or new_a
                               assign z = \sim |\text{new}_a|;
                               //Assign result to be 0 if done is 0,
//or for result to equal the count if
//done is 1 using a conditional operator.
assign result = (done) ? count : 4'd0;
32
33
```

```
35
                 //This always_ff block has the logic for the
36
37
                 //datapath. If reset or load_b are 1, then
                 //count is set to 0 and new_a is set to the
//input data. Else if right_shift is 1, if
//the data in the 0'th place of a is a 1 then
38
39
40
                   /increase count by 1, and always shift new_a
41
                 //to the right by 1.
always_ff @(posedge clk) begin
42
43
      44
                     if(reset || load_b) begin
      count <= 0;
45
46
                         new_a <= A;
47
                     end
48
      占
49
                     else_if(result_shift)_begin
                         if(new_a[0] == 1) begin
  count <= count + 4'd1;</pre>
50
      51
                         end
52
53
                         new_a \ll new_a \gg 1;
54
                     end
                 end
55
56
        endmodule
```

### 1.D) datapath BC.sv (testbench)

```
//datapath_BC_testbench tests for expected, unexpected, and edgecase //behavior. This testbench starts by setting A to a non_zero value, //then load_b, result_shift, and done to 0. Reset is set high then //low. right_shift is set high for 8 clock cycles, and then low for one /cycle. The 8-bit input value of A is changed to a different non-zero //value, and load_b is set high for a clock cycle, then it is set low. //result_shift is set high for 8 clock cycles, then low for 1, and then //done is set high for a clock cycle then low again. This testbench was //done to be sure value were updating correctly based upon the input //values being passed to the system, and that the output values were getting //updated correctly after the input values were cahnged.
module datapath_BC_testbench();
    logic clk, reset, load_b, result_shift, done, z;
    logic [7:0] A;
    logic [3:0] result;
   58
59
60
61
62
63
64
65
66
67
70
71
72
73
74
75
76
77
80
81
82
                                              datapath_BC #(8) dut(.clk, .reset, .A, .load_b, .result_shift, .done, .z, .result);
                                             parameter clk_PERIOD = 100;
initial begin
    clk <= 0;
    forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk</pre>
                                           83
84
                                                                                                                                                                                                                                                                                                                                                            c1k);
   85
86
87
88
89
91
92
93
94
95
97
98
                                                                                                                                                                                                                   clk);
clk);
clk);
clk);
clk);
                                                                                                                                                                       @(posedge
@(posedge
                                                                                                                                                                       @(posedge
@(posedge
                                                                                                                                                                       @(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                   clk);
clk);
clk);
clk);
                                                                                                                                                                       @(posedge
@(posedge
                                                       $stop; // End the simulation.
99
100
                      endmodule
```

# 1.E) hex\_display.sv

```
//Garrett Tashiro
//November 15, 2021
 //EE 371
//Lab 4, Task 1
              //hex_display takes 4-bit dataIn as an input and returns
//7-bit led0 as an output. This module takes the data
//of number of 1's counted and then updates HEXO display
//with the number of 1's.
module hex_display(dataIn, led0);
    input logic [3:0] dataIn;
    output logic [6:0] led0;
                            //This always_comb takes 4-bit dataIn as the case parameter
//and assigns led0 to values to display 0-F in hex to hex
//disaply 0 based upon the value of dataIn.
always_comb begin
case(dataIn)
           4'd0: begin
led0 = 7'b1000000;
           -
                                        4'd1: begin
led0 = 7'b1111001;
end
                                        4'd2: begin
led0 = 7'b0100100;
                                        4'd3: begin
led0 = 7'b0110000;
end
                                                                                           //3
           ļ
                                        4'd4: begin
led0 = 7'b0011001;
           F
                                        4'd5: begin
led0 = 7'b0010010;
                                        4'd6: begin
_led0 = 7'b0000010;
43
44
45
46
47
48
49
50
51
52
53
54
55
56
61
62
63
64
65
                                                                                              //6
                                        4'd7: begin
led0 = 7'b1111000;
end
                                        4'd8: begin
|led0 = 7'b0000000;
                                                                                             //8
                                        4'd9: begin
led0 = 7'b0010000;
                                                                                             //9
                                        4'd10: begin
led0 = 'b0001000;
end
                                        4'd11: begin
led0 = 7'b0000011;
end
                                                                                              //b
66
67
68
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
                                        4'd12: begin
led0 = 7'b1000110;
                                                                                            //c
                                        4'd13: begin
led0 = 7'b0100001;
                                                                                            //d
                                       4'd15: begin
led0 = 7'b0001110;
                                        default: begin
   led0 = 7'bx;
end
          endcase
            endmodule
```

# 1.F) hex\_display.sv (testbench)

```
//hex_display_testbench tests for expected and unexpected
 91
         /behavior. This testsbench uses a for loop and assigns
 92
          dataIn to decimal values 0-15 to see how the output led0/
 93
        //behaves.
 94
        module hex_display_testbench();
               logic [3:0] dataIn;
logic [6:0] led0;
 95
 96
 97
 98
               hex_display dut(.dataIn, .led0);
 99
100
               integer i:
101
102
               initial begin
      for(i = 0; i < 16; i++) begin
dataIn = i; #10;
103
      104
105
               end
106
        endmodule
107
```

### 1.G) DE1 SoC.sv

```
Garrett Tashiro
    2
                                  November 15, 2021
                               /FF 371
                           //Lab 4, Task 1
    6
7
8
9
                        //DE1_SoC is the top level module for Lab 4, Task 1. This module implements //a bit counter to count the number of 1's in data that is passed to it with //switches. The module uses hierarchical calls to paramDFF, bitCounter, //datapath_BD, and hex_display. The DE1_SoC module takes inputs from SW[7:0], /SW[9], and KEY[0]. The module will take in an 8-bit piece of data using //SW[7:0], and if SW[9] is equal to one, then the system will count the number //of bits int the 8-bits passed from the input that are 1. Once the system has //finished counting all the bits, LEDR[9] will light up saying that the system //is done and the number of ones that were counted will display on HEXO.
module DE1_SOC(HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50); input logic CLOCK_50; input logic [3:0] KEY:
10
11
12
13
14
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
32
33
34
                                                 input logic
input logic [3:0]
input logic [9:0]
output logic [6:0]
output logic [9:0]
                                                                                                                                        KEY;
                                                                                                                                        SW;
                                                                                                                                        HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
                                                                                                                                       LEDR:
                                                   //Assign HEX1-HEX5 to be blank
                                                 //ASSign HEXI-REX to be assign HEX1 = 7'b1111111; assign HEX2 = 7'b1111111; assign HEX3 = 7'b1111111; assign HEX4 = 7'b1111111; assign HEX5 = 7'b1111111;
                                                       /create 1-bit logic for reset, start, clk,
/load_b, result_shift, done, and z. Then
/create 8-bit logic for data and 4-bit logic
                                                       /for result.
                                                  logic reset, start, clk;
logic load_b, result_shift, done, z;
logic [7:0] data;
logic [3:0] result;
35
36
37
38
```

```
//assign clk to CLOCK_50
//and LEDR[9] to the value of done.
assign clk = CLOCK_50;
assign clk = CLOCK_50;
assign clk = CLOCK_50;
assign clk = ctook_50;

// paramber reset_dff is a parameterized module that has its
// parameter value set to 1. The module has 1-bit clk, 0 as reset,
// and KEV[0] as inputs and returns 1-bit reset as an output. This
// module is two Ders in series and prevents metastability. The
// output value from this module is passed as an input to bitcounter,
// and datapath_BC.
// paramber start_signal is a parameterized module that has its
// parameter value set to 1. The module has 1-bit clk, 0 as reset,
// and Sw[9] as inputs and returns 1-bit start as an output. This
// module is two Ders in series and prevents metastability. The
// output value from this module is passed as an input to bitcounter.
// paramber will be set to 8. The module has 1-bit clk, 0 as reset,
// output value from this module is passed as an input to bitcounter.
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// paramber input_data is a parameterized module that has its
// parameter value set to 8. The module has 1-bit clk, 0 as reset,
// and Sw[7:0] as inputs and returns 8-bit data as an output. This
// module is two Ders in series and prevents metastability. The
// module is two Ders in series and prevents metastability. The
// module is two Ders in series and prevents metastability. The
// module is two Ders in series and prevents metastability. The
// module is two Ders in series and prevents metastability. The
// module is two Ders in series
```

# 1.H) DE1\_SoC.sv (testbench)

```
//DE1_SoC_testbench tests for expected, unexpected, and edgecase behavior.
//This testbench first sets the input data to a value, and sets start (Sw[9])
//to 0. The system is reset by setting KEY[0] low for a clock cycle, then high.
//start is then set high for 10 clock cycles to check if the system counts the
//number of 1's in the data being passed in. After that, start is set low for 5
//cycles to see if the values would update properly and the states would transition
//properly as well. start is then set high for 11 clock cycles to see if values
//and states update properly again. With start still at 1, reset is set high then
//low. The value for data coming in is changed. Start is then set low for two clock
//cycles and then high again. This is done so it would cause state transitions. While
//the number of 1's are beign counted the data input is changed to see if that affects
//the current procces. Start is et low for 8 clock cycles and then high for 15 to check
//for proper state transitions and values updating.

__logic CLOCK_50;
    89
90
    91
92
   93
94
95
96
97
98
100
101
102
103
104
                                                   logic CLOCK_50;
logic [3:0] KEY;
logic [9:0] SW;
logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
105
106
107
108
109
                                                  DE1_SOC dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
                                                   parameter CLOCK_PERIOD=100;
initial begin
CLOCK_50 <= 0;
forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
110
111
112
113
114
115
116
117
118
119
120
                      | Sw[7:0] <= 8'b00110011;

| Sw[7:0] <= 0;

| KEY[0] <= 0;

| KEY[0] <= 1;

| Sw[9] <= 1:
                                                                                                                                                                     repeat(1)
repeat(1)
repeat(1)
repeat(1)
repeat(10)
repeat(5)
repeat(11)
repeat(1)
repeat(1)
repeat(2)
repeat(2)
repeat(1)
repeat(1)
repeat(1)
repeat(1)
repeat(1)
repeat(1)
repeat(1)
repeat(15)
                                                                                                                                                                                                                                                                       CLOCK_50);
CLOCK_50);
CLOCK_50);
                                                                                                                                                                                                                    @(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                                                                      CLOCK_50);
CLOCK_50);
CLOCK_50);
CLOCK_50);
CLOCK_50);
                                                                                                                                                                                                                     @
                                                                                                                                                                                                                         (posedge
@(posedge
                                                              KEY[0] <= 1;
SW[9] <= 1;
SW[9] <= 0;
SW[9] <= 0;
KEY[0] <= 0;
KEY[0] <= 1;
SW[7:0] <= 8'b11111111;</pre>
                                                                                                                                                                                                                    @(posedge
@(posedge
121
122
123
124
125
126
127
128
                                                                                                                                                                                                                    @(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                                                                       CLOCK_50);
CLOCK_50);
                                                                                                                                                                                                                    @(posedge
@(posedge
@(posedge
@(posedge
                                                                                                                                                                                                                                                                       CLOCK_50);
CLOCK_50);
CLOCK_50);
                                                              SW[9]
SW[9]
                                                                                     <= 0;
                                                                               ] <= 1;
:0] <= 8'b00011111;
                                                              SW
129
130
                                                                                    <= 1;
<= 0;
                                                                                                                                                                                                                                                                       CLOCK_50);
CLOCK_50);
                                                                                                                                                                                                                     @(posedge
131
132
                                                                                                                                                                                                                                                                           CLOCK 50):
                                                                                                                                                                                                                         @(posedge
                                                              $stop; // End the simulation.
133
                        endmodule
```

### 2.A) binarysearch Control.sv

```
//Garrett Tashiro
                       November 17, 2021
   3
                      /EE 371
                  //Lab 4, Task 2
                  //binarysearch_Control is a parameterized module that has
            //binarysearch_Control is a parameterized module that has
//1-bit clk, reset, start, 8-bit A, target, 5-bit front,
//and last as inputs and returns 1-bit loads, found,
//not_found, lt, gt as outputs. This module implements the
//control for binary search algorithm. The module has the
//FSM that sets flags depending on the input values, and
//determines if data that is wanted is in the RAM or not.

Emodule binarysearch_Control #(parameter w = 8)(clk, reset, start, A, front, last,
target, loads, found, not_found, lt, gt);
input logic clk, reset, start:
   8
10
11
14
                                 input logic
input logic [w - 1 : 0] A, target;
input logic [4:0]
output logic loads, found, not_found, lt, gt;
15
16
17
18
19
20
21
22
23
24
25
26
27
                                   //Three states for the FSM
                                  enum{s1, s2, s3} ps, ns;
                                 //This always_comb implements an FSM for the binary
//search control. The FSM has three states: s1, s2,
//and s3. The FSM starts in s1 and stays in this state
//until the start signal is 1, then it transitions to
//s2. While in s2, there is an if statement that tests
//if the data at the address we are pulling from is the
//data we want OR if the front pointer is greater than
//or equal to the last pointer. If either of those are
//true, transition to s3. Otherwise stay in s2. The only
//way to transition out of s3 to s1 is if start is 0,
//otherwise you stay in s3.
always_comb begin
case(ps)
28
29
 30
31
32
33
34
            case(ps)
s1: begin
if(!start) begin
35
36
             ⊟
 38
                                                                  ns = s1;
              1
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
                                                              else begin
                                                                      ns = s2;
                                                               end
                                                     end
              -
                                                     s2: begin
if((A == target) || (front >= last)) begin
              ns = s3;
                                                               end
              F
                                                              else begin
                                                              ns = s2;
end
                                                     end
              占
                                                     s3: begin if(!start) begin
              ns = s1;
 59
                                                               end
 60
               占
 61
                                                              else begin
 62
                                                                      ns = s3;
 63
                                                               end
                                                     end
 64
 65
                                             endcase
                                    end
 66
```

```
//This always_ff is to update ps.
//if reset is 1, then ps is set
//to s1. Else, ps is set to ns.
always_ff @(posedge clk) begin
if(reset) begin
69
70
71
72
73
74
75
76
77
78
79
80
                       ps <= s1;
end
                       ļ
                                                                            else begin
ps <= ns;
end
                                                            //Assign load to 1 if in s1 and start is 0.
//Assign found to 1 if in s3 and A == target.
//Assign not_found to 1 if in s3 and A!= target.
//Assign lt to 1 if in s2 and A < target.
//Assign gt to 1 if in s2 and A > target.
assign loads = ((ps == s1) && !start) ? 1'b1 : 1'b0;
assign found = ((ps == s3) && (A == target)) ? 1'b1 : 1'b0;
assign not_found = ((ps == s3) && (A != target)) ? 1'b1 : 1'b0;
assign lt = ((ps == s2) && (A < target)) ? 1'b1 : 1'b0;
assign gt = ((ps == s2) && (A > target)) ? 1'b1 : 1'b0;
dule
 81
82
83
84
85
86
 87
88
 89
 90
                               endmodule
91
```

# 2.B) binarysearch\_Control.sv (testbench)

```
//binarysearch_Control_testbench tests for expected, unexpected, //and edgecase behavior. The testbench first sets start to 0 and //resets. With start at 0, the system is in s1, so tests for if //A > target, A < target, A == target, front > last, front < last, //and front == last are done to see if any of the output flags //change even though in s1. Next, start is set to 1, and three //tests are done in which A < target. After that, there are three //tests for A > target, and then one test for if A == target. This //was to see if lt, gt, and found were changing accordingly. After //this, set A < target and start to 0 and then 1 to have the FSM //transition. Two tests are done to see if found > last triggers //not_found, and if first == last triggers nor_found. Reset at the module binarysearch_Control_testbench();
      93
94
       95
      96
97
       98
      99
  100
 101
  102
 103
104
 105
 106
                                   module binarysearch_Control_testbench();
  107
                                                               logic clk, reset, start;
logic [7:0] A, target;
logic [4:0] front, last;
logic loads, found, not_found, lt, gt;
 108
 109
 110
111
  112
                                                              113
 115
                                                               116
 117
118
                            ₽
 119
                                                                                           forever #(clk_PERIOD/2) clk <= ~clk; // Forever toggle the clk
120
121
123
124
125
126
127
128
                                                               initial begin
                            start <= 0;
reset <= 1:
                                                                                                                                                                                                                                                                                                                                          clk);
clk);
clk);
                                                                                                                                                                                                                      repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                                             @(posedge
@(posedge
                                                                            reset <= 0:
                                                                           //Start isn't at 1. Still in s1. Check if front <= 5'd0; last <= 5'd31; repeat(1) front <= 5'd1; last <= 5'd1; repeat(1) front <= 5'd1; last <= 5'd0; repeat(1) front <= 5'd5; target <= 8'd6; repeat(1) A <= 8'd5; target <= 8'd4; repeat(1) A <= 8'd5; target <= 8'd4; repeat(1) A <= 8'd5; target <= 8'd5; repeat(1)
                                                                                                                                                                                                                                                                             outputs update correctly.
                                                                                                                                                                                                                                                                                                                                         clk);
clk);
clk);
clk);
clk);
                                                                                                                                                                                                                                                                             @(posedge
@(posedge
@(posedge
 129
130
                                                                                                                                                                                                                                                                             @(posedge
@(posedge
 132
 134
                                                                                                                                                                                                                                                                             @(posedge
                                                                                                                                                                                                                                                                                                                                          c1k):
                                                                            //Setting inputs to values that won't trigger flags. front <= 5'd0; last <= 5'd31; repeat(1) @(posedge A <= 8'd5; target <= 8'd6; repeat(1) @(posedge start <= 1; epeat(1) @(posedge repeat(1)) @(pos
 136
137
                                                                                                                                                                                                                                                                                                                                 Start to 1.
                                                                                                                                                                                                                                                                                                                                          clk);
clk);
 138
 139
 140
                                                                            //A < target while in s2
A <= 8'd5; target <= 8'd8;
A <= 8'd1; target <= 8'd70;
A <= 8'd0; target <= 8'd1;
 141
 142
                                                                                                                                                                                                                      repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                                                                                                                                              @(posedge
                                                                                                                                                                                                                                                                                                                                          c1k);
c1k);
 143
144
                                                                                                                                                                                                                                                                             @(posedge
@(posedge
 145
146
                                                                              //A > target while in s2
                                                                            A <= 8'd5; target <= 8'd1;
A <= 8'd10; target <= 8'd1;
A <= 8'd1; target <= 8'd0;
 147
148
                                                                                                                                                                                                                      repeat(1)
repeat(1)
repeat(1)
                                                                                                                                                                                                                                                                             @(posedge
 150
 151
                                                                            //A == target. Wait 3 cycles to see behavior A <= 8'd0; target <= 8'd0; repeat(3) @(
 152
                                                                                                                                                                                                                                                                             @(posedge
                                                                                                                                                                                                                                                                                                                                          c1k);
153
154
155
                                                                            //start to 0, back to s1
start <= 0;
A <= 8'd0; target <= 8'd6;
                                                                                                                                                                                                                     repeat(1)
repeat(3)
                                                                                                                                                                                                                                                                                                                                          clk);
clk);
                                                                                                                                                                                                                                                                             @(posedge
                                                                                                                                                                                                                                                                             @(posedge
```

```
157
158
159
                              //Start to 1, and check for state change with front >= last
                                                                                                                                clk);
clk);
clk);
clk);
clk);
                             //start to 1, and theck for state change

start <= 1; repeat(1)

front <= 5'd1; last <= 5'd1; repeat(3)

start <= 0; repeat(1)

front <= 5'd10; last <= 5'd1; repeat(3)

start <= 1; repeat(3)
                                                                                                         @(posedge
@(posedge
160
161
                                                                                                          @(posedge
162
163
                                                                                                         @(posedge
                                                                                                         @(posedge
164
165
                              //Test reset from s3
166
                             reset <= 1;
reset <= 0;
                                                                                    repeat(1)
repeat(1)
                                                                                                         @(posedge
167
                                                                                                         @(posedge
168
                        $stop; // End the simulation.
end
169
170
171
             endmodule
```

# 2.C) binarysearch Datapath.sv

```
Garrett Tashiro
   123456789
                           November 17, 2021
                          /EE 371
                      //Lab 4, Task 2
                     //binarysearch_Datapath has 1-bit clk, reset, loads, lt, //and gt as inputs and returns 5-bit front, mid, last, and //addr as outputs. This module implements the datapath for //the binary search algo. Depending on what the flag inputs //are will determine if front, last, and mid will change to //shift the search around the array.
 10
 11
                     module binarysearch_Datapath(clk, reset, loads, lt, gt, front, mid, last, addr);
input logic clk, reset;
input logic loads, lt, gt;|
output logic [4:0] front, mid, last, addr;
12
13
14
15
16
17
18
                                          //Assign addr to mid to send to hex_display.
                                         assign addr = mid;
                                        //This always_ff sets 5-bit outputs front, mid,
//and last. If reset or loads is 1, then front
//is set to 0, mid is set to 16, and last is set
//to 31. If reset and loads are both 0, then the
//control will send flags for less than, or
//greater than depending on where the value lies
//compared to the data at memeray address mid.
//shifting happens depending on which flag is
//raised, and then mid is always half of what
//the sum of front and last is.
always_ff @(posedge clk) begin
    if(reset || loads) begin
        front <= 5'b00000;
        mid <= 5'b10000;
        last <= 5'b11111;
end
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
                                                   else if(lt) begin
  last <= mid - 5'd1;</pre>
 37
                38
39
40
41
42
43
44
                                                   else if(gt) begin
                                                   front <= mid + 5'd1;
end
45
                                                   mid <= (front + last) / 2;
46
                   endmodule
```

### 2.D) binarysearch Datapath.sv (testbench)

```
//binarysearch_Datapath_testbench tests for expected, unexpected,
//and edgecase behavior. The testbench first sets loadsm lt, and gt
//to 0 and resets. After the reset, lt is set to 1 for 8 cycles to
//see if mid and last will equal front. After that, lt is set to 0
//and loads is set high then low to reset the system. gt is then
//set high for 10 clock cycles to see if front and mid will increment
//up and equal last. After that reset is set high then low. lt is
//set low then high twice, and gt is set low than twice to see if
//the system can accpect both lt, and gt correctly.
module binarysearch_Datapath_testbench();
    logic clk, reset, loads, lt, gt;
    logic [4:0] front, mid, last, addr;
50
51
52
53
54
55
56
57
58
59
60
61
62
                          binarysearch_Datapath dut(.clk, .reset, .loads, .lt, .gt, .front, .mid, .last, .addr);
63
64
                          parameter clk_PERIOD = 100;
initial begin
65
          c1k <= 0:
66
67
68
69
70
71
72
73
74
75
76
77
                                       forever \#(clk\_PERIOD/2) clk <= \sim clk; // Forever toggle the clk
                          end
                          initial begin
          clk);
clk);
clk);
clk);
clk);
                                                                                                      repeat(1)
repeat(1)
                                loads \leq 0; lt \leq 0; gt \leq 0;
                                                                                                                                @(posedge
                                reset <= 1;
                                                                                                                                @(posedge
                                reset <= 0;
                                                                                                       repeat(1)
                                                                                                                                @(posedge
                                lt <= 1;
lt <= 0;
                                                                                                       repeat(8)
                                                                                                                                @(posedge
                                                                                                      repeat(1)
repeat(1)
repeat(1)
                                                                                                                                @(posedge
                                loads <=
                                                                                                                                @(posedge
                                loads <= 0;
                                                                                                                                @(posedge
79
                                                                                                                                                            c1k);
                                gt <= 1;
                                                                                                      repeat(10)
                                                                                                                                @(posedge
                                                                                                                                                            clk);
clk);
clk);
                                                                                                      repeat(1)
repeat(1)
repeat(1)
80
                                gt <= 0;
loads <= 1;
                                                                                                                                @(posedge
                                                                                                                                @(posedge
81
82
                                loads <= 0;
                                                                                                                                @(posedge
83
                                                                                                           repeat(1)
repeat(1)
84
                                  reset <= 1;
                                                                                                                                      @(posedge
85
                                 reset <= 0;
                                                                                                                                      @(posedge
86
                                                                                                           repeat(1)
repeat(1)
repeat(1)
                                  lt <= 1;
lt <= 0;</pre>
87
                                                                                                                                      @(posedge
                                                                                                                                                                   c1k);
                                                                                                                                                                  clk);
clk);
clk);
clk);
clk);
88
                                                                                                                                      @(posedge
                                                                                                                                     @(posedge
@(posedge
@(posedge
@(posedge
89
                                  lt <= 1;
90
                                  lt <= 0;
                                                                                                           repeat(1)
91
92
93
94
                                                                                                           repeat(1)
repeat(1)
                                  gt <= 1;
                                  \bar{q}t \ll 0;
                                                                                                                                      @(posedge
                                                                                                                                                                   c1k);
                                  gt <= 1;
                                                                                                           repeat(1)
                                  qt \ll 0;
                                                                                                           repeat(1)
                                                                                                                                      @(posedge
                                                                                                                                                                   c1k);
95
                                  $stop; // End the simulation.
96
97
                           end
98
              endmodule
```

# 2.E) hex\_display.sv

```
//Garrett Tashiro
//November 15, 2021
   2
                       EE 371
                   //Lab 4, Task 2
   4
5
                 //hex_display takes 4-bit dataIn and 1-bit found as inputs a //nd returns 7-bit led0, led1 as outputs. This module takes //the data of the address that mid is pointing to, and if //found is 1, then the address will be displayed on HEX1 and //HEX0, otherwise HEX0 and HEX1 are blank. module hex_display(dataIn, found, led0, led1); input logic found;
   6
7
10
input logic
input logic [4:0]
output logic [6:0]
                                                                                             dataIn;
led0, led1;
                                   //logic for upper bit of dataIn as well
//logic lower for lower 4 bits of dataIn
logic upper;
logic [3:0] lower;
                                   //Assign lower to the lower 4 bits of dataIn
//Assing the most significant bit of dataIn to upper.
assign lower = dataIn[3:0];
assign upper = dataIn[4];
                                  //This always_comb has an if statement to check if found
//is 1. If it is, there are two case statements: lower,
//and upper. Case statement for lower sets led0 to the
//respective value of the lower bits of dataIn to display
//O-F. Case statement for upper sets led1 to the respective
//value of the upper bit of dataIn to 0 or 1. Else statement
//for if the data is not found, and in this case both led0
//and led1 are going to be blank on the HEX displays.
always_comb begin
if(found) begin
case(lower)
4'd0: begin
led0 = 7'b10000000; //0
end
             4'd1: begin
led0 = 7'b1111001;
              4'd2: begin
led0 = 7'b0100100;
                                                             end
               F
                                                                   4'd3: begin
led0 = 7'b0110000;
 51
 52
53
54
55
56
57
58
59
60
               上
                                                                   4'd4: begin
led0 = 7'b0011001;
                                                                                                                                                 //4
               4'd5: begin
led0 = 7'b0010010;
                                                                                                                                                //5
61
62
                                                                    4'd6: begin
led0 = 7'b0000010;
                                                                                                                                                //6
63
64
65
66
67
                                                                   4'd7: begin
led0 = 7'b1111000;
                占
68
69
70
71
72
73
74
75
76
77
78
79
               占
                                                                   4'd8: begin
led0 = 7'b0000000;
               占
                                                                   4'd9: begin
led0 = 7'b0010000;
                                                                                                                                                //9
                                                                    4'd10: begin
led0 = 'b0001000;
                                                                                                                                                //A
               占
                                                                    4'd11: begin
led0 = 7'b0000011;
 81
 82
```

```
4'd12: begin
led0 = 7'b1000110;
  86
87
88
         -
                                      end
                                     4'd13: begin
led0 = 7'b0100001;
89
90
91
92
93
94
95
96
97
98
99
                                                                               //d
         占
                                     4'd14: begin
|led0 = 7'b0000110;
                                     4'd15: begin
led0 = 7'b0001110;
          F
                                      default: begin
    led0 = 7 bx;
101
102
103
104
                                      end
                                 endcase
105
106
107
108
                                 case(upper)
                                     1'b0: begin
led1 = 7'b1000000;
         ₽
                                                                              //0
109
                                     1'b1: begin
led1 = 7'b1111001;
111
112
                                                                             //1
         -
113
114
115
116
117
118
                                      end
                                      default: begin
   led1 = 7'bx;
end
                           end
endcase
end
         119
120
                           else begin
led0 = 7'b1111111;
led1 = 7'b1111111;
121
122
123
124
                           end
125
126
         endmodule
```

# 2.F) hex\_display.sv (testbench)

```
128
           //hex_display_testbench tests for expected and unexpected
          //behavior. This testbench first sets found to 0 then uses 
//a for loop to change dataIn by setting it to 'i'. The loop 
//goes from 0-17. After that, found is set to 1, and there 
//is a second for loop that goes from 0-17. This is to check
129
130
131
132
133
           //if the HEX displays will be updating according to the value
           //of_input found.
134
135
           module hex_display_testbench();
                   logic found;
logic [4:0] dataIn;
logic [6:0] led0, led1;
136
137
138
139
140
                    hex_display dut(.dataIn, .found, .led0, .led1);
141
142
                    integer i;
143
144
                    initial begin
                        found <= 0;
for(i = 0; i < 18; i++) begin
145
146
        ڧ
                            dataIn = i; #10;
147
148
                        end
149
                        found <= 1;
for (i = 0; i < 18; i++) begin
150
151
        152
                            dataIn = i; #10;
153
                        end
154
                    end
          endmodule
155
```

### 2.G) ram32x8.v

```
// synopsys translate_off
  timescale 1 ps / 1 ps
// synopsys translate_on
□ module ram32x8 (
   48
   49
    50
                                     clock,
    51
                                     data.
    52
53
                                     rdaddress,
                                     wraddress,
    54
55
                                     wren,
                                     q);
    56
    57
                                     input
                                                                  clock;
                                     input [7:0]
input [4:0]
input [4:0]
    58
                                                                                    data;
    59
                                                                                    rdaddress;
    60
                                                                                    wraddress;
                          input wren;
output [7:0] q;
ifndef ALTERA_RESERVED_QIS
    61
    62
   63
64
                             // synopsys translate_off
endif
    65
    66
                                     tri1
                                                                 clock:
                                     tri0
    67
                                                                 wren;
    68
                           `ifndef ALTERA_RESERVED_QIS
   69
70
                          // synopsys translate_on
   71
72
73
74
75
76
77
                                    wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
                                     altsyncram altsyncram_component (
                                                                    .address_a (wraddress),
.address_b (rdaddress),
                                                                    .address_a (wraddress),
.address_b (rdaddress),
.clock0 (clock),
.data_a (data),
.wren_a (wren),
.q_b (sub_wire0),
.aclr1 (1'b0),
.aclr1 (1'b0),
.addressstall_a (1'b0),
.dddressstall_b (1'b0),
.byteena_a (1'b1),
.clocke1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1)
   78
79
    80
   81
82
    83
    84
    85
    86
    87
    88
    89
    90
    91
    92
    93
   94
                                                                     .q_a (),
.rden_a (1'b1),
.rden_b (1'b1),
.wren_b (1'b0));
   95
   96
    97
   98
                                             altsyncram_component.address_aclr_b = "NONE",
altsyncram_component.address_reg_b = "CLOCKO",
altsyncram_component.clock_enable_input_a = "BYPASS",
altsyncram_component.clock_enable_input_b = "BYPASS",
altsyncram_component.clock_enable_output_b = "BYPASS",
altsyncram_component.init_file = "my_array.mif",
altsyncram_component.intended_device_family = "Cyclone V",
altsyncram_component.lpm_type = "altsyncram",
altsyncram_component.numwords_a = 32,
altsyncram_component.numwords_a = 32,
altsyncram_component.numwords_a = 32,
100
101
102
103
104
105
106
107
108
109
                                             altsyncram_component.numwords_b = 32,
altsyncram_component.operation_mode = "DUAL_PORT",
altsyncram_component.outdata_aclr_b = "NONE",
altsyncram_component.outdata_reg_b = "UNREGISTERED",
altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "M1OK",
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
altsyncram_component.widthad_a = 5,
altsyncram_component.widthad_b = 5,
altsyncram_component.widthad_b = 5,
altsyncram_component.widthad_b = 8,
                                               altsyncram_component.numwords_b = 32,
110
111
112
114
115
116
117
                                              altsyncram_component.width_a = 8, altsyncram_component.width_b = 8,
118
119
120
                                               altsyncram_component.width_byteena_a = 1;
121
                         endmodule
123
```

```
Garrett Tashiro
  2
                  November 15, 2021
  3
                 /EE 371
  4
              //Lab 4, Task 2
  5
              //DE1_SoC is the top level module for Lab 4, Task 2. This module
               //implements a binary search algorithm on a ram module that is
//32x8 to search for data inside the module. This module uses
  8
  9
                 hierarchical calls to paramDFF, binarysearch_Control, ram32x8,
10
                 binarysearch_Datapath, and hex_display. The DE1 takes
                                                                                                                                       data input
              //from Sw[7:0] and checks the ram for that value. KEY[0] controls
//reset, and Sw[9] is the switch for the start signal. If the data
//is found inside the ram, then LEDR[9] will light up and the address
12
13
              //for the data will display on HEXO and HEX1. If the data is not
//found then LEDR[8] will light up, and HEXO and HEX1 will be blank.
14
15
              module DE1_SoC(HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50);
16
                          input logic [3:0]
input logic [9:0]
input logic [6:0]
output logic [9:0]
17
                                                                         CLOCK_50;
18
                                                                         KEY;
19
                                                                         SW;
20
                                                                         HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
21
                                                                         LEDR;
22
23
                          //Set HEX2-HEX5 to be blank
assign HEX2 = 7'b1111111;
assign HEX3 = 7'b1111111;
assign HEX4 = 7'b1111111;
assign HEX5 = 7'b1111111;
24
25
26
27
28
                           //logic for reset, start, clk,
//loads, lt, gt, found, not_found,
//data, target, front, mid, last,
29
30
31
                          //data, target, front, mid, last,

//and result.

logic reset, start, clk;

logic loads, lt, gt;

logic found, not_found;

logic [7:0] data, target;

logic [4:0] front, mid, last, result;
32
33
34
35
36
37
38
                       //Assign clk to CLOCK_50,

//LEDR[9] to the value of found

//LEDR[8] to the value of not_found

assign clk = CLOCK_50;

assign LEDR[9] = found;

assign LEDR[8] = not_found;
39
40
41
42
43
44
45
                        //paramDFF reset_dff is a parameterized module that has its
//parameter value set to 1. The module has 1-bit clk, 0 as reset,
//and KEY[0] as inputs and returns 1-bit reset as an output. This
//module is two DFFs in series and prevents metastability. The
46
47
48
49
50
                           output value from this module is passed as an input to bitCounter,
51
                         //and datapath_BC
52
53
54
                        paramDFF #(.itsy(1)) reset_dff(.clk(clk), .reset(1'b0), .press(~KEY[0]), .out(reset));
                        //paramDFF start_signal is a parameterized module that has its
//parameter value set to 1. The module has 1-bit clk, 0 as reset,
//and Sw[9] as inputs and returns 1-bit start as an output. This
55
56
                           /module is two DFFs in series and prevents metastability. The
/output value from this module is passed as an input to
57
58
59
                       //output value from this module is passed as all lippes =-
//binarysearch_Control.
paramDFF #(.itsy(1)) start_signal(.clk(clk), .reset(1'b0), .press(SW[9]), .out(start));
60
61
                        //paramDFF input_data is a parameterized module that has its
//parameter value set to 8. The module has 1-bit clk, 0 as reset,
//and SW[7:0] as inputs and returns 8-bit data as an output. This
//module is two DFFs in series and prevents metastability. The
//output value from this module is passed as an input to
//binsyspansh control
62
63
64
65
66
                          /binarysearch_Control.
67
                        paramDFF #(.itsy(8)) input_data(.clk(clk), .reset(1'b0), .press(SW[7:0]), .out(data));
68
```

```
71
72
73
74
75
76
77
78
79
80
             //ram32x8 has 1-bit ~clk, 8'd0 for data, 5-bit mid, 5'd0 for wraddress, and //1'b0 for wren as inputs returns 8-bit target as an output. This module implements //a 32x8 RAM. Three inputs are zeroed out since we only want to read from mid //addresses data and return it to target. target is passed to binarysearch_Control
  81
82
83
  84
  85
                                 ram32x8 sortedRAM(.clock(~clk), .data(8'd0), .rdaddress(mid)
.wraddress(5'd0), .wren(1'b0), .q(target));
  86
87
88
89
90
                                 //binarysearch_Datapath has 1-bit clk, reset, loads, lt, and gt as inputs
//and returns 5-bit front, mid, last, and addr as outputs. This module is
//the datapath for the binary search algorithm. 5-bit outputs front, and last
//are passed to binarysearch_Control as inputs. 5-bit output mid is passed to
//both binarysearch_Control and ram32x8 as an input. 5-bit output addr is passed
  91
92
93
94
95
96
97
                                      to hex_display as an input.
                                 binarysearch_Datapath datapath(.clk(clk), .reset(reset), .loads(loads), .lt(lt), .gt(gt), .front(front), .mid(mid), .last(last), .addr(result));
             98
  99
                                  //hex_display has 5-bit result, and 1-bit found as inputs and return
                                 //nex_display has 5-bit resurt, and 1-bit found as inputs and recuir //r-bit outputs to HEXO and HEX1. This module takes the addr that mid is set //to, and will display the address onto HEXI and HEXO only if found is equal //to 1. Otherwise both displays will be blank. hex_display hexy(.dataIn(result), .found(found), .ledO(HEXO), .led1(HEXI));
100
101
102
103
104
                  endmodule
```

# 2.I) DE1\_SoC.sv (testbench)

```
106
107
                         `timescale 1 ps / 1 ps
108
                      //DE1_SoC_testbench tests for expected, unexpected, and edgecase behavior.
//The testbench first starts by setting SW7-0 to a value in the RAM. Sw9
//is set to 0. KEYO is set low then high to reset the system and this high
//value is then held for 14 clock cycles to see if state transitions will
//happen prior to having SW9 be high. SW9 is then set high for 18 clock
//cycles. Sw9 is then set low. SW7-0 is set to a value not in RAM. Sw9 is
//set high for 20 clock cycles, then low. Sw9 is set high for 20 cycles and
//then low for a second time to see if the systems FSM will transition correctly.
//SW7-0 is then set to something in the RAM again. KEYO is set low then high
//for 14 cycles to see if the system will reset correctly without a state
//transition. Finally, Sw9 is set high for 20 clock cycles then low.
module DE1_SoC_testbench();
logic CLOCK_50;
109
 110
 111
 112
113
 114
 115
 116
 117
118
119
 120
                                          logic CLOCK_50;
logic [3:0] KEY;
logic [9:0] SW;
logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
 121
 122
123
124
 125
 126
                                           DE1_SOC dut(.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
 127
                                           parameter CLOCK_PERIOD=100;
initial begin
   CLOCK_50 <= 0;</pre>
128
129
130
                  131
                                                    forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
132
```

```
L
133
134
135
136
137
138
139
140
141
                                                       itial begin

SW[7:0] <= 8'b00001100;

SW[9] <= 0;

KEY[0] <= 0;

KEY[0] <= 1;

SW[9] <= 1;

SW[9] <= 0;

SW[7:0] <= 8'b11111111;

SW[9] <= 0;

SW[9] <= 0;

SW[9] <= 0;
                                               initial begin
                    CLOCK_50);

CLOCK_50);
                                                                                                                                                    repeat(2)
repeat(2)
repeat(2)
repeat(14)
repeat(18)
repeat(2)
repeat(2)
repeat(20)
repeat(20)
repeat(20)
repeat(20)
                                                                                                                                                                                            @(posedge
                                                                                                                                                                                                                                                                                   //start = 0
//reset
 142
 143
144
145
 146
147
                                                         SW[7:0] \le 8'b000000000;

KEY[0] \le 0;

KEY[0] \le 1;
                                                                                                                                                     repeat(2)
repeat(2)
repeat(14)
                                                                                                                                                                                             @(posedge
@(posedge
                                                                                                                                                                                                                                          CLOCK_50);
CLOCK_50);
CLOCK_50);
 148
149
                                                                                                                                                                                                                                                                                   //reset
                                                                                                                                                                                             @(posedge
 150
                                                         SW[9] <= 1;
SW[9] <= 0;
                                                                                                                                                     repeat(20)
repeat(2)
                                                                                                                                                                                             @(posedge
@(posedge
                                                                                                                                                                                                                                         CLOCK_50);
CLOCK_50);
 151
152
 153
154
155
156
                                                         $stop; // End the simulation.
                    endmodule
```

### Module used by both tasks

### 3.A) paramDFF.sv

```
//Garrett Tashiro
//October 18, 2021
  1
2
3
4
5
             /EE 371
           //Lab 2, Task 2.3
           //doubleD has 1-bit clk, reset, and press as inputs, and
//returns 1-bit out. This is a parameterized module to be able
//to change the number of bits being passed. This module is a double
//DFF (two in series) that takes the input signal from a switches, or
  6
7
  8
10
           //buttons to prevent metastability.
           module paramDFF #(parameter itsy = 1)(clk, reset, press, out);
11
                     input logic [itsy - 1:0] output logic [itsy - 1:0]
                                                                    reset, clk;
12
13
                                                                    press;
14
                                                                   out:
15
16
                     logic [itsy - 1:0] temp1;
17
                     //always_ff replicates a double DFF. The input press goes into the
//first DFF and the output from the first DFF is the input for the
18
19
                     //second DFF.
always_ff @(posedge clk) begin
20
21
22
23
24
25
26
27
28
29
        if (reset) begin
        temp1 <=
                                out
                          end
        Ė
                          else begin
                                tempi <= press;
                                out
                                          <= temp1;
30
31
                     end
32
           endmodule
```

# 3.B) paramDFF.sv (testbench)

```
paramDFF_testbench tests the behaivor of a parameterized double DFF module. The test first sets reset to high and then low. It then tests
35
36
37
         //4 different values being passed through the DFF's in series. The updated
//output takes two clock cycles, so wait a few clock cycles at the end.
38
        module paramDFF_testbench();
                                     reset, clk;
press, out;
39
40
                 logic [3:0]
41
42
43
                 paramDFF #(.itsy(4)) dut(.clk, .reset, .press, .out);
44
                 parameter clk_PERIOD = 100;
                 initial begin
45
      46
                         c1k <= 0;
47
                         forever #(clk_PERIOD/2) clk <= ~clk;// Forever toggle the clk
48
                 end
49
50
      initial begin
                    reset <= 1;
reset <= 0; press <= 4'b1000;
press <= 4'b0011;
51
52
53
54
55
                                                                       repeat(1)
repeat(1)
                                                                                        @(posedge
                                                                                                          c1k);
                                                                                                          clk);
clk);
clk);
                                                                                        @(posedge
                                                                                        @(posedge
                                                                       repeat(1)
                     press <= 4'b1100;
                                                                       repeat(1)
                                                                                        @(posedge
                     press <= 4'b0100;
                                                                                        @(posedge
                                                                                                          c1k);
                                                                       repeat(1)
56
57
                                                                       repeat(3)
                                                                                        @(posedge
58
                     $stop; // End the simulation.
59
                 end
60
        endmodule
```