

Abstract

Leakage power is one of the most scrutinized sources of power consumption because of its increasingly huge impact on the operating time of electrical devices. At a high level, many modern electronics use devices such as power management units (PMU) to manage lower level leakage reduction circuits such as sleeping transistors. At lower level, techniques such as clock gating, voltage scaling, and body biasing are employed. Due to the ongoing nature of leakage reduction, there are variations and different approaches to the same general technique. What this study aims to do is to emulate some of these techniques, and quantify and compare their effects on design metrics, especially power consumption. It will use a few simple circuit models that will be tested modularly using the different techniques to compare their effects on the design metrics.

References

- M. Ayoubkhan, J. Kathuria, A. Noor, "A Review of Clock Gating Techniques," MIT International Journal of Electronics and Communication Engineering, Vol. 1 No. 2, pp.106-114, August, 2011.
- R. Mehra, P. Saini, "Leakage Power Reduction in CMOS VLSI Circuit", International Journal of Computer Applications, Vol. 55 No. 8, pp.42-48, October 2012
- S. Chang, Y. Chen, D. Chiou, D. Juan, "Sleeping Transistor Sizing in Power Gating Designs," ASICON 2007
- F. Campi, V. Liberali, A. Manuzzato, D. Pandini, D. Rossi, "Exploiting Body Biasing For Leakage Reduction: A Case Study," ISVLSI 2013
- C. Y. R. Chen, J. W. Chun, "A Novel Leakage Power Reduction Technique for CMOS Circuit Design," ISOCC 2010