

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Op...
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> clk_50	Clock Source	clk	<i>exported</i>					
		clk_in	Clock Input	reset						
		clk_in_reset	Reset Input	<i>Double-click</i>	clk_50					
		clk	Clock Output	<i>Double-click</i>						
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> hps	Arria V/Cyclone V Hard Proce...							
		h2f_user1_clock	Clock Output	<i>Double-click</i>	hps_h2f_user1_clock					
		memory	Conduit	hps_ddr3						
		hps_io	Conduit	hps						
		h2f_reset	Reset Output	<i>Double-click</i>						
		h2f_axi_clock	Clock Input	<i>Double-click</i>	clk_50					
		h2f_axi_master	AXI Master	<i>Double-click</i>	[h2f_axi_clock]					
		f2h_axi_clock	Clock Input	<i>Double-click</i>	clk_50					
		<input checked="" type="checkbox"/> vga_clk_pll	PLL Intel FPGA IP							
		refclk	Clock Input	<i>Double-click</i>	clk_50					
		reset	Reset Input	<i>Double-click</i>						
		outclk0	Clock Output	<i>Double-click</i>	vga_clk_pll_outclk0					
<input checked="" type="checkbox"/>		<input checked="" type="checkbox"/> vga_tiles	vga_tiles							
		clock	Clock Input	<i>Double-click</i>	clk_50					
		reset	Reset Input	<i>Double-click</i>	[clock]					
		VGA	Conduit	vga	[vga_clock]					
		avalon	Avalon Memory Mapped Slave	<i>Double-click</i>	[clock]	<input checked="" type="checkbox"/> 0x0000_0000	0x0000_7fff			
		vga_clock	Clock Input	<i>Double-click</i>	vga_clk_pll_outclk0					
		vga		<i>Double-click</i>	[vga_clock]					
		vga_reset	Reset Input	<i>Double-click</i>						