Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Орс
	□ clk_50		Clock Source							
	φ φ D-	clk_in	Clock Input	clk	exported					
	0 D	clk_in_reset	Reset Input	reset						
		clk	Clock Output	Double-cli	clk_50					
		clk_reset	Reset Output	Double-cli	(
₽'		□ 喧 hps	Arria V/Cyclone V Hard Proce							
		h2f_user1_clock	Clock Output	Double-cli	hps_h2f_user1_clock					
			Conduit	hps_ddr3						
		hps_io	Conduit	hps						
		h2f_reset	Reset Output	Double-cli						
	♦ ♦ ♦ →	h2f_axi_clock	Clock Input	Double-cli	clk_50					
		h2f_axi_master	AXI Master	Double-cli	[h2f_axi_clock]					
	♦ ♦ • • • • • • • • 	f2h_axi_clock	Clock Input	Double-cli	clk_50					
		f2h_axi_slave	AXISlave	Double-cli	[f2h_axi_clock]	=0				
	\uparrow	h2f_lw_axi_clock	Clock Input	Double-cli	clk_50					
		h2f_lw_axi_master	AXI Master	Double-cli	[h2f_lw_axi_clock]					
		□ vga_clk_pll	PLL Intel FPGA IP							
	$\begin{array}{c c} & & & & & & & & & & & & & & & & & & &$	refclk	Clock Input	Double-cli	clk_50					
	 	reset	Reset Input	Double-cli	(
	\square	outclk0	Clock Output	Double-cli	vga_clk_pll_outclk0					
1		□ vga_tiles	vga_tiles							
	<u>♦ </u>	clock	Clock Input	Double-cli						
	↑	reset	Reset Input	Double-cli	[clock]					
		VGA	Conduit	vga	[vga_clock]					
		avalon	Avalon Memory Mapped Slave	Double-cli		0x0000_0000	0x0000_7fff			
	\diamond	vga_clock	Clock Input	Double-cli	vga_clk_pll_outclk0					
	<u> </u>	vga_reset	Reset Input	Double-cli	[vga_clock]					