SLAS491C - AUGUST 2005 - REVISED MAY 2006

- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultralow-Power Consumption
 - Active Mode: 220 μA at 1 MHz, 2.2 V
 - Standby Mode: 0.5 μA
 - Off Mode (RAM Retention): 0.1 μA
- Five Power-Saving Modes
- Ultrafast Wake-Up From Standby Mode in Less Than 1 μs
- 16-Bit RISC Architecture, 62.5 ns Instruction Cycle Time
- Basic Clock Module Configurations:
 - Internal Frequencies up to 16MHz with 4 Calibrated Frequencies to ±1%
 - Internal Very Low Power LF oscillator
 - 32-kHz Crystal
 - External Digital Clock Source
- 16-Bit Timer_A With Two Capture/Compare Registers
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D (MSP430x20x1 only)
- 10-Bit, 200-ksps A/D Converter with Internal Reference, Sample-and-Hold, and Autoscan. (MSP430x20x2 only)
- 16-Bit Sigma-Delta A/D Converter with Differential PGA Inputs, and Internal Reference (MSP430x20x3 only)
- Universal Serial Interface (USI), supporting SPI and I2C (MSP430x20x2 and MSP430x20x3 only)

- Brownout Detector
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic with Spy-Bi-Wire Interface
- Family Members Include:

MSP430F2001: 1KB + 256B Flash Memory

128B RAM

MSP430F2011: 2KB + 256B Flash Memory

128B RAM

MSP430F2002: 1KB + 256B Flash Memory

128B RAM

MSP430F2012: 2KB + 256B Flash Memory

128B RAM

MSP430F2003: 1KB + 256B Flash Memory

128B RAM

MSP430F2013: 2KB + 256B Flash Memory

128B RAM

- Available in a 14-Pin Plastic Small-Outline Thin Package (TSSOP), 14-Pin Plastic Dual Inline Package (PDIP), and 16-Pin QFN
- For Complete Module Descriptions, Refer to the MSP430x2xx Family User's Guide

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1µs.

The MSP430x20xx series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer, and ten I/O pins. In addition the MSP430x20x1 has a versatile analog comparator. The MSP430x20x2 and MSP430x20x3 have built-in communication capability using synchronous protocols (SPI or I2C), and a 10-bit A/D converter (MSP430x20x2) or a 16-bit sigma-delta A/D converter (MSP430x20x3).

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand alone RF sensor front end is another area of application.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLAS491C - AUGUST 2005 - REVISED MAY 2006

AVAILABLE OPTIONS


		PACKAGED DEVICES	_
TA	PLASTIC	PLASTIC	PLASTIC
	14-PIN TSSOP	14-PIN DIP	16-PIN QFN
	(PW)	(N)	(RSA)
-40°C to 85°C	MSP430F2001IPW	MSP430F2001IN	MSP430F2001IRSA
	MSP430F2011IPW	MSP430F2011IN	MSP430F2011IRSA
	MSP430F2002IPW	MSP430F2002IN	MSP430F2002IRSA
	MSP430F2012IPW	MSP430F2012IN	MSP430F2012IRSA
	MSP430F2003IPW	MSP430F2003IN	MSP430F2003IRSA
	MSP430F2013IPW	MSP430F2013IN	MSP430F2013IRSA
-40°C to 105°C	MSP430F2001TPW	MSP430F2001TN	MSP430F2001TRSA
	MSP430F2011TPW	MSP430F2011TN	MSP430F2011TRSA
	MSP430F2002TPW	MSP430F2002TN	MSP430F2002TRSA
	MSP430F2012TPW	MSP430F2012TN	MSP430F2012TRSA
	MSP430F2003TPW	MSP430F2003TN	MSP430F2003TRSA
	MSP430F2013TPW	MSP430F2013TN	MSP430F2013TRSA

device pinout, MSP430x20x1


PW or N PACKAGE (TOP VIEW)




RSA PACKAGE (TOP VIEW)





device pinout, MSP430x20x2






device pinout, MSP430x20x3






functional block diagram, MSP430x20x1




NOTE: See port schematics section for detailed I/O information.

functional block diagram, MSP430x20x2



NOTE: See port schematics section for detailed I/O information.

functional block diagram, MSP430x20x3



Terminal Functions, MSP430x20x1

TERMI	NAL					
NAME	PW or N	RSA	1/0	DESCRIPTION		
NAME	NO.	NO.	1/0			
P1.0/TACLK/ACLK/CA0	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal ouput Comparator_A+, CA0 input		
P1.1/TA0/CA1	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output Comparator_A+, CA1 input		
P1.2/TA1/CA2	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output Comparator_A+, CA2 input		
P1.3/CAOUT/CA3	5	4	I/O	General-purpose digital I/O pin Comparator_A+, output / CA3 input		
P1.4/SMCLK/C4/TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output Comparator_A+, CA4 input JTAG test clock, input terminal for device programming and test		
P1.5/TA0/CA5/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output Comparator_A+, CA5 input JTAG test mode select, input terminal for device programming and test		
P1.6/TA1/CA6/TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, compare: Out1 output Comparator_A+, CA6 input JTAG test data input or test clock input during programming and test		
P1.7/CAOUT/CA7/TDO/TDI [†]	9	8	I/O	General-purpose digital I/O pin Comparator_A+, output / CA7 input JTAG test data output terminal or test data input during programming and test		
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output		
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin		
RST/NMI/SBWTDIO	10	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test		
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test		
VCC	1	16		Supply voltage		
VSS	14	14		Ground reference		
NC	NA	13, 15		Not connected		
QFN Pad	NA	Package Pad	NA	QFN package pad connection to VSS recommended.		

[†]TDO or TDI is selected via JTAG instruction.

NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Terminal Functions, MSP430x20x2

TERMIN	AL					
NAME	PW, or N NO.	RSA NO.	1/0	DESCRIPTION		
P1.0/TACLK/ACLK/A0	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal ouput ADC10 analog input A0		
P1.1/TA0/A1	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCl0A input, compare: Out0 output ADC10 analog input A1		
P1.2/TA1/A2	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output ADC10 analog input A2		
P1.3/ADC10CLK/ A3/VREF-/VeREF-	5	4	I/O	General-purpose digital I/O pin ADC10 conversion clock output ADC10 analog input A3 Input for negative external reference voltage/negative internal reference voltage output		
P1.4/SMCLK/A4/VREF+/VeREF+/ TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output ADC10 analog input A4 Input for positive external reference voltage/positive internal reference voltage output JTAG test clock, input terminal for device programming and test		
P1.5/TA0/A5/SCLK/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output ADC10 analog input A5 USI: external clock input in SPI or I2C mode; clock output in SPI mode JTAG test mode select, input terminal for device programming and test		
P1.6/TA1/A6/SDO/SCL/TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1B input, compare: Out1 output ADC10 analog input A6 USI: Data output in SPI mode; I2C clock in I2C mode JTAG test data input or test clock input during programming and test		
P1.7/A7/SDI/SDA/TDO/TDI [†]	9	8	I/O	General-purpose digital I/O pin ADC10 analog input A7 USI: Data input in SPI mode; I2C data in I2C mode JTAG test data output terminal or test data input during programming and test		
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output		
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin		
RST/NMI/SBWTDIO	10	9	ı	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test		
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test		
VCC	1	NA		Supply voltage		
V _{SS}	14	NA		Ground reference		

[†]TDO or TDI is selected via JTAG instruction.

NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Terminal Functions, MSP430x20x2 (Continued)

TERMIN	AL				
NAME	PW, or N	RSA ,	1/0	DESCRIPTION	
NAME	NO.	NO.	1/0		
DV _{CC}	NA	16		Digital supply voltage	
AVCC	NA	15		Analog supply voltage	
DVSS	NA	14		Digital ground reference	
AVSS	NA	13		Analog ground reference	
QFN Pad	NA	Package Pad	NA	QFN package pad connection to VSS recommended.	

Terminal Functions, MSP430x20x3

TERMINAL						
NAME	PW, or N	RSA NO.	1/0	DESCRIPTION		
P1.0/TACLK/ACLK/A0+	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal ouput SD16_A positive analog input A0		
P1.1/TA0/A0-/A4+	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output SD16_A negative analog input A0 SD16_A positive analog input A4		
P1.2/TA1/A1+/A4-	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output SD16_A positive analog input A1 SD16_A negative analog input A4		
P1.3/VREF/A1-	5	4	I/O	General-purpose digital I/O pin Input for an external reference voltage/internal reference voltage output (can be used as mid-voltage) SD16_A negative analog input A1		
P1.4/SMCLK/A2+/TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output SD16_A positive analog input A2 JTAG test clock, input terminal for device programming and test		
P1.5/TA0/A2-/SCLK/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output SD16_A negative analog input A2 USI: external clock input in SPI or I2C mode; clock output in SPI mode JTAG test mode select, input terminal for device programming and test		
P1.6/TA1/A3+/SDO/SCL/TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1B input, compare: Out1 output SD16_A positive analog input A3 USI: Data output in SPI mode; I2C clock in I2C mode JTAG test data input or test clock input during programming and test		
P1.7/A3-/SDI/SDA/TDO/TDI [†]	9	8	I/O	General-purpose digital I/O pin SD16_A negative analog input A3 USI: Data input in SPI mode; I2C data in I2C mode JTAG test data output terminal or test data input during programming and test		

[†] TDO or TDI is selected via JTAG instruction.



SLAS491C - AUGUST 2005 - REVISED MAY 2006

Terminal Functions, MSP430x20x3 (Continued)

TERMINAL						
NAME	PW, or N	RSA	1/0	DESCRIPTION		
	NO.	NO.				
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output		
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin		
RST/NMI/SBWTDIO	10	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test		
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test		
VCC	1	NA		Supply voltage		
V _{SS}	14	NA		Ground reference		
DV _{CC}	NA	16		Digital supply voltage		
AVCC	NA	15		Analog supply voltage		
DVSS	NA	14		Digital ground reference		
AVSS	NA	13		Analog ground reference		
QFN Pad	NA	Package Pad	NA	QFN package pad connection to VSS recommended.		

NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.




Table 1. Instruction Word Formats

Dual operands, source-destination	e.g., ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g., CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g., JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

NOTE: S = source D = destination



SLAS491C - AUGUST 2005 - REVISED MAY 2006

operating modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
 ACLK and SMCLK remain active. MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator remains enabled
 ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled
 ACLK is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 Crystal oscillator is stopped



interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFh–0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g., flash is not programmed) the CPU will go into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range (see Note 1)	PORIFG RSTIFG WDTIFG KEYV (see Note 2)	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG (see Notes 2 and 4)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
Comparator_A+ (MSP430x20x1 only)	CAIFG (see Note 3)	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer_A2	TACCR0 CCIFG (see Note 3)	maskable	0FFF2h	25
Timer_A2	TACCR1 CCIFG. TAIFG (see Notes 2 and 3)	maskable	0FFF0h	24
			0FFEEh	23
			0FFECh	22
ADC10 (MSP430x20x2 only)	ADC10IFG (see Note 3)	maskable		
SD16_A (MSP430x20x3 only)	SD16CCTL0 SD16OVIFG, SD16CCTL0 SD16IFG (see Notes 2 and 3)	maskable	0FFEAh	21
USI (MSP430x20x2, MSP430x20x3 only)	USIIFG, USISTTIFG (see Notes 2 and 3)	maskable	0FFE8h	20
I/O Port P2 (two flags)	P2IFG.6 to P2IFG.7 (see Notes 2 and 3)	maskable	0FFE6h	19
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 2 and 3)	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
(see Note 5)			0FFDEh 0FFC0h	15 0, lowest

NOTES: 1. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h–01FFh) or from within unused address ranges.

- 2. Multiple source flags
- 3. Interrupt flags are located in the module
- 4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.
- 5. The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.



SLAS491C - AUGUST 2005 - REVISED MAY 2006

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer

is configured in interval timer mode.

OFIE: Oscillator fault enable

NMIIE: (Non)maskable interrupt enable

ACCVIE: Flash access violation interrupt enable

Address	7	6	5	4	3	2	1	0
01h								

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault

RSTIFG: External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC}

power-up

PORIFG: Power-On Reset interrupt flag. Set on V_{CC} power-up.

NMIIFG: Set via RST/NMI-pin

Address	7	6	5	4	3	2	1	0
03h								

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is Reset or Set by PUC. rw-(0,1): Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device



SLAS491C - AUGUST 2005 - REVISED MAY 2006

memory organization

		MSP430F200x	MSP430F201x
Memory	Size	1KB Flash	2KB Flash
Main: interrupt vector	Flash	0FFFFh-0FFC0h	0FFFFh-0FFC0h
Main: code memory	Flash	0FFFFh-0FC00h	0FFFFh-0F800h
Information memory	Size	256 Byte	256 Byte
	Flash	010FFh – 01000h	010FFh – 01000h
RAM	Size	128 Byte 027Fh – 0200h	128 Byte 027Fh – 0200h
Peripherals	16-bit	01FFh – 0100h	01FFh – 0100h
	8-bit	0FFh – 010h	0FFh – 010h
	8-bit SFR	0Fh – 00h	0Fh – 00h

flash memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0-n.
 Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing.
 It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.

SLAS491C - AUGUST 2005 - REVISED MAY 2006

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430x2xx Family User's Guide.

oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

DCO Calibration	Data (provided from fact	ory in flash info mem	ory segment A)
DCO Frequency	Calibration Register	Size	Address
1 MHz	CALBC1_1MHZ	byte	010FFh
	CALDCO_1MHZ	byte	010FEh
8 MHz	CALBC1_8MHZ	byte	010FDh
	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
	CALDCO_12MHZ	byte	010FAh
16 MHz	CALBC1_16MHZ	byte	010F9h
	CALDCO_16MHZ	byte	010F8h

brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pull-up/pull-down resistor.

WDT+ watchdog timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



timer_A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

		Timer	_A2 Signal Connec	tions (MSP43020x	only)			
	put umber	Device Input Signal	Module Input Name	Module Block	Module Output Signal	Output Pin Number		
PW, N	RSA					PW, N	RSA	
2 - P1.0	1 - P1.0	TACLK	TACLK					
		ACLK	ACLK					
		SMCLK	SMCLK	Timer	NA			
2 - P1.0	1 - P1.0	TACLK	INCLK	1				
3 - P1.1	2 - P1.1	TA0	CCI0A			3 - P1.1	2 - P1.1	
		ACLK (internal)	CCI0B	0000		7 - P1.5	6 - P1.5	
		V _{SS}	GND	CCR0	TA0			
		VCC	Vcc]				
4 - P1.2	3 - P1.2	TA1	CCI1A			4 - P1.2	3 - P1.2	
		CAOUT (internal)	CCI1B	0004	TA1	8 - P1.6	7 - P1.6	
		Vss	GND	CCR1		13 - P2.6	12 - P2.6	
		Vcc	Vcc	1				

		Timer_A2 S	ignal Connections	(MSP430F20x2, MS	6P430F20x3)		
	put umber	Device Input Signal	Module Input Name	Module Block	Module Output Signal		put umber
PW, N	RSA					PW, N	RSA
2 - P1.0	1 - P1.0	TACLK	TACLK				
		ACLK	ACLK] _			
		SMCLK	SMCLK	Timer	NA		
2 - P1.0	1 - P1.0	TACLK	INCLK				
3 - P1.1	2 - P1.1	TA0	CCI0A			3 - P1.1	2 - P1.1
7 - P1.5	6 - P1.5	ACLK (internal)	CCI0B	0000	TA 0	7 - P1.5	6 - P1.5
		Vss	GND	CCR0	TA0		
		VCC	Vcc]			
4 - P1.2	3 - P1.2	TA1	CCI1A			4 - P1.2	3 - P1.2
8 - P1.6	7 - P1.6	TA1	CCI1B	0004	TA1	8 - P1.6	7 - P1.6
		V _{SS}	GND	CCR1		13 - P2.6	12 - P2.6
		VCC	VCC				

comparator_A+ (MSP430x20x1 only)

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

SLAS491C - AUGUST 2005 - REVISED MAY 2006

USI (MSP430x20x2 and MSP430x20x3 only)

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

ADC10 (MSP430x20x2 only)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

SD16_A (MSP430x20x3 only)

The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and reference generator. In addition to external analog inputs, internal V_{CC} sense and temperature sensors are also available.



peripheral file map

	PERIPHERALS WITH WORD ACCESS		
ADC10 (MSP430x20x2 only)	ADC control 0 ADC control 1 ADC memory	ADC10CTL0 ADC10CTL0 ADC10MEM	01B0h 01B2h 01B4h
SD16_A (MSP430x20x3 only)	General Control Channel 0 Control Interrupt vector word register Channel 0 conversion memory	SD16CTL SD16CCTL0 SD16IV SD16MEM0	0100h 0102h 0110h 0112h
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TAIV	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h
	PERIPHERALS WITH BYTE ACCESS	T	
ADC10 (MSP430x20x2 only)	Analog enable	ADC10AE	04Ah
SD16_A (MSP430x20x3 only)	Channel 0 Input Control Analog Enable	SD16INCTL0 SD16AE	0B0h 0B7h
USI (MSP430x20x2 and MSP430x20x3 only)	USI control 0 USI control 1 USI clock control USI bit counter USI shift register	USICTL0 USICTL1 USICKCTL USICNT USISR	078h 079h 07Ah 07Bh 07Ch
Comparator_A+ (MSP430x20x1 only)	Comparator_A+ port disable Comparator_A+ control 2 Comparator_A+ control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P2	Port P2 resistor enable Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2REN P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Fh 02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h




absolute maximum ratings†

- NOTES: 1. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 - All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
 - 3. Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

recommended operating conditions

		MIN	NOM	MAX	UNITS
Supply voltage during program execution, V _{CC}		1.8		3.6	V
Supply voltage during program/erase flash memory, V _{CC}		2.2		3.6	V
Supply voltage, V _{SS}			0		V
	I Version	-40		85	°C
Operating free-air temperature range, 1 _A	T Version	-40		105	°C
Supply voltage during program/erase flash memory, V _{CC} Supply voltage, V _{SS} Operating free-air temperature range, T _A	V _{CC} = 1.8 V, Duty Cycle = 50% ±10%	dc		6	
Processor frequency fSYSTEM (Maximum MCLK frequency)	V _{CC} = 2.7 V, Duty Cycle = 50% ±10%	dc		12	MHz
Processor frequency fSYSTEM (Maximum MCLK frequency)	$V_{CC} \ge 3.3 \text{ V},$ Duty Cycle = 50% ±10%	dc		16	

- NOTES: 1. The MSP430 CPU is clocked directly with MCLK.
 - Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
 - Modules might have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Save Operating Area



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

active mode supply current (into V_{CC}) excluding external current (see Notes 1 and 2)

PARAMETER		TEST CONDITIONS	T _A	VCC	MIN	TYP	MAX	UNIT
IAM, 1MHz	Active mode (AM)	fDCO = fMCLK = fSMCLK = 1MHz, fACLK = 32,768Hz, Program executes in flash, BCSCTL1 = CALBC1 1MHZ.		2.2 V		220	270	μΑ
curre	current (1MHz)	DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		300	370	μπ
	Active mode (AM)	fDCO = fMCLK = fSMCLK = 1MHz, fACLK = 32,768Hz, Program executes in RAM, BCSCTL1 = CALBC1_1MHZ,		2.2 V		190		μΑ
	current (1MHz)	DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V		260		μΛ
		fMCLK = fSMCLK = fACLK = 32,768Hz/8 = 4,096Hz,	-40-85°C	2.2 V		1.2	3	
	Active mode (AM)	f _{DCO} = 0Hz, Program executes in flash,	105°C	2.2 V			6	
^I AM, 4kHz	current (4kHz)	SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11,	-40-85°C	3 V		1.6	4	μА
		CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	105°C	3 V			7	
		fMCLK=fSMCLK=fDCO(0,0)≈ 100kHz,	-40-85°C	2.2 V		37	50	
	Active mode (AM)	fACLK = 0Hz, Program executes in flash,	105°C	2.2 V			60	
IAM,100kHz	current (100kHz)	RSELx = 0, DCOx = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0,	-40-85°C	3 V		40	55	μΑ
		OSCOFF = 1	105°C	3 V			65	

NOTES: 1. All inputs are tied to 0 V or $V_{\hbox{\scriptsize CC}}$. Outputs do not source or sink any current.



^{2.} The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9pF.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics – active mode supply current (into V_{CC})




Figure 2. Active mode current vs V_{CC} , $T_A = 25^{\circ}C$




Figure 3. Active mode current vs DCO frequency

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

low power mode supply currents (into V_{CC}) excluding external current (see Notes 1 and 2)

PAR	AMETER	TEST CONDITIONS	TA	vcc	MIN TYP	MAX	UNIT	
ILPM0. 1MHz	Low-power mode 0 (LPM0) current,	fMCLK = 0MHz, fSMCLK = fDCO = 1MHz, fACLK = 32,768Hz, BCSCTL1 = CALBC1_1MHZ,		2.2 V	65	80	μΑ	
'LPIVIO, TIVIAZ	see Note 3	DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V	85	100	μπ	
II PMM OOKH >	Low-power mode 0 (LPM0) current,	$f_{MCLK} = 0MHz$, $f_{SMCLK} = f_{DCO(0, 0)} \approx 100kHz$, $f_{ACLK} = 0Hz$,		2.2 V	37	48	μΑ	
LI WOJOOKI IZ	see Note 3	RSELx = 0, DCOx = 0, CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 1		3 V	41	52		
		fMCLK = fSMCLK = 0MHz, fDCO = 1MHz,	-40-85°C	2.2 V	22	29		
	Low-power mode 2 (LPM2) current, see Note 4	f _{ACLK} = 32,768Hz, BCSCTL1 = CALBC1_1MHZ,	105°C	2.2 V		31		
ILPM2		DCOCTL = CALDCO_1MHZ,	-40-85°C	0.14	25	32	μΑ	
		CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	105°C	3 V		34		
			-40°C		0.7	1.2		
			25°C	001	0.7	1.0		
	Low-power mode 3 (LPM3) current, see Note 4	fDCO = fMCLK = fSMCLK = 0MHz, fACLK = 32,768Hz,	85°C	2.2 V	1.4	2.3	μΑ - - μΑ	
			105°C		3	6		
ILPM3,LFXT1		CPUOFF = 1, SCG0 = 1, SCG1 = 1,	-40°C	3 V	0.9	1.2		
		OSCOFF = 0	25°C		0.9	1.2		
			85°C		1.6	2.8		
			105°C		3	7		
			-40°C		0.4	0.7		
			25°C	2.2 V	0.5	0.7	μА	
	Low-power mode	fDCO = fMCLK = fSMCLK = 0MHz,	85°C	Z.Z V	1.0	1.6	μΑ	
I _{LPM3,VLO}	3 current, (LPM3)	fACLK from internal LF oscillator (VLO),	105°C		2	5		
TEPINI3,VEO	see Note 4	CPUOFF = 1, SCG0 = 1, SCG1 = 1,	-40°C		0.5	0.9		
		OSCOFF = 0	25°C	3 V	0.6	0.9		
			85°C]	1.3	1.8	μΑ	
			105°C		2.5	6		
		fDCO = fMCLK = fSMCLK = 0MHz,	-40°C		0.1	0.5		
li più	Low-power mode 4 (LPM4) current,	f _{ACLK} = 32,768Hz,	25°C	2.2 V/3 V	0.1	0.5	μА	
I _{LPM4}	see Note 5	CPUOFF = 1, SCG0 = 1, SCG1 = 1,	85°C		0.8	1.5		
		OSCOFF = 1	105°C		2	4		

- NOTES: 1. All inputs are tied to 0 V or V_{CC} . Outputs do not source or sink any current.
 - 2. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9pF.
 - 3. Current for brownout and WDT clocked by SMCLK included.
 - 4. Current for brownout and WDT clocked by ACLK included.
 - 5. Current for brownout included.



SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs – Ports P1 and P2

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
				0.45		0.75	VCC
V _{IT+}	Positive-going input threshold voltage		2.2 V	1.00		1.65	.,
			3 V	1.35		2.25	V
				0.25		0.55	VCC
VIT-	Negative-going input threshold voltage		2.2 V	0.55		1.20	.,
			3 V	0.75		1.65	V
\/.	Input voltage hysteresis (V _{IT+} -		2.2 V	0.2		1.0	V
V _{hys}	V _{IT} _)		3 V	0.3		1.0	V
R _{Pull}	Pull-up/pull-down resistor	For pull-up: V _{IN} = V _{SS} ; For pull-down: V _{IN} = V _{CC}		20	35	50	kΩ
Cl	Input Capacitance	V _{IN} = V _{SS} or V _{CC}			5		pF

inputs - Ports P1 and P2

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
^t (int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger puls width to set interrupt flag, (see Note 1)	2.2 V/3 V	20			ns

NOTES: 1. An external signal sets the interrupt flag every time the minimum interrupt puls width t_(int) is met. It may be set even with trigger signals shorter than t_(int).

leakage current - Ports P1 and P2

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
I _{lkg} (Px.x)	High-impedance leakage current	see Notes 1 and 2	2.2 V/3 V			±50	nA

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pull-up/pull-down resistor is disabled.

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1 and P2

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP MAX	UNIT
		I _(OHmax) = -1.5 mA (see Notes 1)	2.2 V	V _{CC} -0.25	Vcc	
Vон	High-level output	I _(OHmax) = -6 mA (see Notes 2)	2.2 V	VCC-0.6	Vcc] ,,
VOH	voltage	$I_{OHmax} = -1.5 \text{ mA (see Notes 1)}$	3 V	V _{CC} -0.25	Vcc	٧
		I _(OHmax) = -6 mA (see Notes 2)	3 V	VCC-0.6	Vcc	
		I _(OLmax) = 1.5 mA (see Notes 1)	2.2 V	V _{SS}	V _{SS} +0.25	
	Low-level output	I _(OLmax) = 6 mA (see Notes 2)	2.2 V	V _{SS}	V _{SS} +0.6] ,,
VOL	voltage	I _(OLmax) = 1.5 mA (see Notes 1)	3 V	VSS	V _{SS} +0.25	٧
		I _(OLmax) = 6 mA (see Notes 2)	3 V	V _{SS}	V _{SS} +0.6	

- NOTES: 1. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.
 - 2. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

output frequency - Ports P1 and P2

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
-	Port output frequency	P1.4/SMCLK, C _L = 20 pF, R _L = 1 kOhm	2.2 V			10	MHz
†Px.y	(with load) (see Note 1 and 2)		3 V			12	MHz
	Clock output from your	P2.0/ACLK, P1.4/SMCLK, C _L = 20 pF	2.2 V			12	MHz
†Port_CLK	Clock output frequency	(see Note 2)	3 V			16	MHz


NOTES: 1. A resistive divider with 2 times $0.5~k\Omega$ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

2. The output voltage reaches at least 10% and 90% $V_{\hbox{CC}}$ at the specified toggle frequency.


electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics - outputs


TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




TYPICAL LOW-LEVEL OUTPUT CURRENT vs



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs
HIGH-LEVEL OUTPUT VOLTAGE



NOTE: One output loaded at a time.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

POR/brownout reset (BOR) (see Notes 1 and 2)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
VCC(start)	(see Figure 8)	$dV_{CC}/dt \le 3 \text{ V/s}$		0.7	\times V(B_I	T–)	V
V(B_IT-)	(see Figure 8 through Figure 10)	$dV_{CC}/dt \le 3 V/s$				1.71	V
V _{hys} (B_IT-)	(see Figure 8)	$dV_{CC}/dt \le 3 V/s$		70	130	210	mV
td(BOR)	(see Figure 8)					2000	μs
t(reset)	Pulse length needed at RST/NMI pin to accepted reset internally		2.2 V/3 V	2			μs

- NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)} is ≤ 1.8V.
 - During power up, the CPU begins code execution following a period of t_d(BOR) after V_{CC} = V(B_IT_-) + V_{hys}(B_IT_-). The default DCO settings must not be changed until V_{CC} ≥ V_{CC}(min), where V_{CC}(min) is the minimum supply voltage for the desired operating frequency.




Figure 8. POR/Brownout Reset (BOR) vs Supply Voltage

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics - POR/brownout reset (BOR)




Figure 9. $V_{CC(drop)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 10. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

main DCO characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

DCO frequency

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	V
Vcc	Supply voltage range	RSELx = 14	1	2.2		3.6	V
		RSELx = 15	1	3.0		3.6	V
fDCO(0,0)	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	2.2 V/3 V	0.06		0.14	MHz
fDCO(0,3)	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.07		0.17	MHz
fDCO(1,3)	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.10		0.20	MHz
fDCO(2,3)	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.14		0.28	MHz
fDCO(3,3)	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.20		0.40	MHz
fDCO(4,3)	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.28		0.54	MHz
fDCO(5,3)	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.39		0.77	MHz
fDCO(6,3)	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.54		1.06	MHz
fDCO(7,3)	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	0.80		1.50	MHz
fDCO(8,3)	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	1.10		2.10	MHz
fDCO(9,3)	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	1.60		3.00	MHz
fDCO(10,3)	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	2.50		4.30	MHz
fDCO(11,3)	DCO frequency (11, 3)	RSELx = 11, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	3.00		5.50	MHz
fDCO(12,3)	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	4.30		7.30	MHz
fDCO(13,3)	DCO frequency (13, 3)	RSELx = 13, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	6.00		9.60	MHz
fDCO(14,3)	DCO frequency (14, 3)	RSELx = 14, $DCOx = 3$, $MODx = 0$	2.2 V/3 V	8.60		13.9	MHz
fDCO(15,3)	DCO frequency (15, 3)	RSELx = 15, $DCOx = 3$, $MODx = 0$	3 V	12.0		18.5	MHz
fDCO(15,7)	DCO frequency (15, 7)	RSELx = 15, $DCOx = 7$, $MODx = 0$	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	SRSEL = fDCO(RSEL+1,DCO)/fDCO(RSEL,DCO)	2.2 V/3 V			1.55	ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	S _{DCO} = f _{DCO} (RSEL,DCO+1)/f _{DCO} (RSEL,DCO)	2.2 V/3 V	1.05	1.08	1.12	ratio
Duty Cycle		Measured at P1.4/SMCLK	2.2 V/3 V	40	50	60	%

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

calibrated DCO frequencies – tolerance at calibration

	PARAMETER	TEST CONDITIONS	TA	VCC	MIN	TYP	MAX	UNIT
Frequency to	olerance at calibration		25°C	3 V	-1	±0.2	+1	%
fCAL(1MHz)	1MHz calibration value	BCSCTL1= CALBC1_1MHZ DCOCTL = CALDCO_1MHZ Gating time: 5ms	25°C	3 V	0.990	1	1.010	MHz
fCAL(8MHz)	8MHz calibration value	BCSCTL1= CALBC1_8MHZ DCOCTL = CALDCO_8MHZ Gating time: 5ms	25°C	3 V	7.920	8	8.080	MHz
fCAL(12MHz)	12MHz calibration value	BCSCTL1= CALBC1_12MHZ DCOCTL = CALDCO_12MHZ Gating time: 5ms	25°C	3 V	11.88	12	12.12	MHz
fCAL(16MHz)	16MHz calibration value	BCSCTL1= CALBC1_16MHZ DCOCTL = CALDCO_16MHZ Gating time: 2ms	25°C	3 V	15.84	16	16.16	MHz

calibrated DCO frequencies – tolerance over temperature 0°C – +85°C

PARAMETER	TEST CONDITIONS	TA	VCC	MIN	TYP	MAX	UNIT
1 MHz tolerance over temperature		0-85°C	3.0 V	-2.5	±0.5	+2.5	%
8 MHz tolerance over temperature		0-85°C	3.0 V	-2.5	±1.0	+2.5	%
12 MHz tolerance over temperature		0-85°C	3.0 V	-2.5	±1.0	+2.5	%
16 MHz tolerance over temperature		0-85°C	3.0 V	-3.0	±2.0	+3.0	%
	BCSCTL1= CALBC1 1MHZ		2.2 V	0.970	1	1.030	MHz
fCAL(1MHz) 1MHz calibration value	DCOCTL = CALDCO_1MHZ	0-85°C	3.0 V	0.975	1	1.025	MHz
,	Gating time: 5ms		3.6 V	0.970	1	1.030	MHz
	BCSCTL1= CALBC1_8MHZ		2.2 V	7.760	8	8.400	MHz
fCAL(8MHz) 8MHz calibration value	DCOCTL = CALDCO_8MHZ	0-85°C	3.0 V	7.800	8	8.200	MHz
,	Gating time: 5ms		3.6 V	7.600	8	8.240	MHz
	BCSCTL1= CALBC1 12MHZ		2.2 V	11.70	12	12.30	MHz
fCAL(12MHz) 12MHz calibration value	DCOCTL = CALDCO_12MHZ	0-85°C	3.0 V	11.70	12	12.30	MHz
,	Gating time: 5ms		3.6 V	11.70	12	12.30	MHz
face and a self-protion value	BCSCTL1= CALBC1_16MHZ DCOCTL = CALDCO 16MHZ	0.8500	3.0 V	15.52	16	16.48	MHz
f _{CAL(16MHz)} 16MHz calibration value	Gating time: 2ms	0-85°C	3.6 V	15.00	16	16.48	MHz

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

calibrated DCO frequencies – tolerance over supply voltage $V_{\mbox{CC}}$

PARAMETER	TEST CONDITIONS	TA	vcc	MIN	TYP	MAX	UNIT
1 MHz tolerance over V _{CC}		25°C	1.8 V – 3.6 V	-3	<u>+2</u>	+3	%
8 MHz tolerance over V _{CC}		25°C	1.8 V – 3.6 V	-3	±2	+3	%
12 MHz tolerance over V _{CC}		25°C	2.2 V – 3.6 V	-3	±2	+3	%
16 MHz tolerance over V _{CC}		25°C	3.0 V – 3.6 V	-3	±2	+3	%
fCAL(1MHz) 1MHz calibration value	BCSCTL1= CALBC1_1MHZ DCOCTL = CALDCO_1MHZ Gating time: 5ms	25°C	1.8 V – 3.6 V	0.970	1	1.030	MHz
fCAL(8MHz) 8MHz calibration value	BCSCTL1= CALBC1_8MHZ DCOCTL = CALDCO_8MHZ Gating time: 5ms	25°C	1.8 V – 3.6 V	7.760	8	8.240	MHz
fCAL(12MHz) 12MHz calibration value	BCSCTL1= CALBC1_12MHZ DCOCTL = CALDCO_12MHZ Gating time: 5ms	25°C	2.2 V – 3.6 V	11.64	12	12.36	MHz
fCAL(16MHz) 16MHz calibration value	BCSCTL1= CALBC1_16MHZ DCOCTL = CALDCO_16MHZ Gating time: 2ms	25°C	3.0 V – 3.6 V	15.00	16	16.48	MHz

calibrated DCO frequencies - overall tolerance

PARAMETER	TEST CONDITIONS	TA	VCC	MIN	TYP	MAX	UNIT
1 MHz tolerance overall		I: -40–85°C T: -40–105°C	1.8 V – 3.6 V	-5	<u>±2</u>	+5	%
8 MHz tolerance overall		I: -40-85°C T: -40-105°C	1.8 V – 3.6 V	-5	±2	+5	%
12 MHz tolerance overall		I: -40–85°C T: -40–105°C	2.2 V – 3.6 V	-5	±2	+5	%
16 MHz tolerance overall		I: -40-85°C T: -40-105°C	3.0 V – 3.6 V	-6	±3	+6	%
fCAL(1MHz) 1MHz calibration value	BCSCTL1= CALBC1_1MHZ DCOCTL = CALDCO_1MHZ Gating time: 5ms	I: -40-85°C T: -40-105°C	1.8 V – 3.6 V	0.950	1	1.050	MHz
fCAL(8MHz) 8MHz calibration value	BCSCTL1= CALBC1_8MHZ DCOCTL = CALDCO_8MHZ Gating time: 5ms	I: -40-85°C T: -40-105°C	1.8 V – 3.6 V	7.600	8	8.400	MHz
fCAL(12MHz) 12MHz calibration value	BCSCTL1= CALBC1_12MHZ DCOCTL = CALDCO_12MHZ Gating time: 5ms	I: -40-85°C T: -40-105°C	2.2 V – 3.6 V	11.40	12	12.60	MHz
fCAL(16MHz) 16MHz calibration value	BCSCTL1= CALBC1_16MHZ DCOCTL = CALDCO_16MHZ Gating time: 2ms	I: -40-85°C T: -40-105°C	3.0 V – 3.6 V	15.00	16	17.00	MHz

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics – calibrated 1MHz DCO frequency




Figure 11. Calibrated 1 MHz Frequency vs. Temperature




Figure 12. Calibrated 1 MHz Frequency vs. V_{CC}

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

wake-up from lower power modes (LPM3/4)

	PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	UNIT
		BCSCTL1= CALBC1_1MHZ DCOCTL = CALDCO_1MHZ	2.2 V/3 V	2	
	DCO clock wake-up time from LPM3/4 (see Note 1)	BCSCTL1= CALBC1_8MHZ DCOCTL = CALDCO_8MHZ	2.2 V/3 V	1.5	
tDCO,LPM3/4		BCSCTL1= CALBC1_12MHZ DCOCTL = CALDCO_12MHZ	2.2 V/3 V	1	μs
		BCSCTL1= CALBC1_16MHZ DCOCTL = CALDCO_16MHZ	3 V	1	
^t CPU,LPM3/4	CPU wake-up time from LPM3/4 (see Note 2)			1/f _{MCLK} + tClock,LPM3/4	

- NOTES: 1. The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g. port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).
 - 2. Parameter applicable only if DCOCLK is used for MCLK.

typical characteristics - DCO clock wake-up time from LPM3/4




Figure 13. DCO wake-up time from LPM3 vs DCO frequency

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator, LFXT1, low frequency modes (see Note 4)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
fLFXT1,LF	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V – 3.6 V		32,768		Hz
fLFXT1,LF,logic	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, LFXT1Sx = 3	1.8 V – 3.6 V	10,000	32,768	50,000	Hz
	Oscillation Allowance for LF	XTS = 0, LFXT1Sx = 0; fLFXT1,LF = 32,768 kHz, C _{L,eff} = 6 pF			500		kΩ
OALF	crystals	XTS = 0, LFXT1Sx = 0; fLFXT1,LF = 32,768 kHz, CL,eff = 12 pF			200		kΩ
		XTS = 0, $XCAPx = 0$			1		pF
Q	Integrated effective Load Capacitance, LF mode	XTS = 0, XCAPx = 1			5.5		pF
C _{L,eff}	(see Note 1)	XTS = 0, XCAPx = 2			8.5		pF
	,	XTS = 0, XCAPx = 3			11		pF
Duty Cycle	LF mode	XTS = 0, Measured at P1.4/ACLK, fLFXT1,LF = 32,768 Hz	2.2 V/3 V	30	50	70	%
fFault,LF	Osc. fault frequency threshold, LF mode (see Note 3)	XTS = 0, LFXT1Sx = 3 (see Note 2)	2.2 V/3 V	10		10,000	Hz

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Measured with logic level input frequency but also applies to operation with crystals.
- 3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag. Frequencies in between might set the flag.
- 4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
 - Keep as short of a trace as possible between the device and the crystal.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

internal very low power, low frequency oscillator (VLO)

F	PARAMETER	TEST CONDITIONS	TA	VCC	MIN	TYP	MAX	UNIT
	VII O fra successor		-40-85°C	2.2 V/3 V	4	12	20	1.1.1=
fVLO	VLO frequency		105°C	2.2 V/3 V			22	kHz
df _{VLO} /dT	VLO frequency temperature drift	(see Note 1)	I: -40–85°C T: -40–105°C	2.2 V/3 V		0.5		%/°C
df _{VLO} /dV _{CC}	VLO frequency supply voltage drift	(see Note 2)	25°C	1.8V – 3.6V		4		%/V

NOTES: 1. Calculated using the box method:

I Version: (MAX(-40...85°C) - MIN(-40...85°C))/MIN(-40...85°C)/(85°C - (-40°C))

T Version: (MAX(-40...105°C) - MIN(-40...105°C))/MIN(-40...105°C)/(105°C - (-40°C))

2. Calculated using the box method: (MAX(1.8...3.6V) – MIN(1.8...3.6V))/MIN(1.8...3.6V)/(3.6V – 1.8V)



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Timer_A

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
- .	Timer A clock frequency	Internal: SMCLK, ACLK;	2.2 V			10	MHz
[†] TA	Timer_A clock frequency	External: TACLK, INCLK; Duty Cycle = 50% ±10%	3 V			16	IVITIZ
t _{TA,cap}	Timer_A, capture timing	TA0, TA1	2.2 V/3 V	20			ns

USI, Universal Serial Interface (MSP430x20x2, MSP430x20x3 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT	
fusi	USI clock frequency	External: SCLK; Duty Cycle = 50% ±10%; SPI Slave Mode	2.2 V			10	MHz	
			3 V			16	IVII IZ	
V _{OL,I2} C	Low-level output voltage on SDA and SCL	USI module in I2C mode I(OLmax) = 1.5 mA	2.2 V/3 V	V _{SS}	٧s	s+0.4	V	

typical characteristics - USI low-level output voltage on SDA and SCL (MSP430x20x2, MSP430x20x3 only)




Figure 14. USI Low-Level Output Voltage vs. Output Current




Figure 15. USI Low-Level Output Voltage vs. Output Current

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x1 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Comparator_A+ (see Note 1, MSP430x20x1 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
Les = x		CAON 4 CARSEL O CAREE O	2.2 V		25	40	
I(DD)		CAON=1, CARSEL=0, CAREF=0	3 V		45	60	μΑ
I(Refladder/RefDiode)		CAON=1, CARSEL=0, CAREF=1/2/3, no load at P1.0/CA0 and P1.1/CA1	2.2 V		30	50	μА
			3 V		45	71	
V(IC)	Common-mode input voltage	CAON=1	2.2 V/3 V	0		V _{CC} -1	V
V(Ref025)	Voltage @ 0.25 V _{CC} node	PCA0=1, CARSEL=1, CAREF=1, no load at P1.0/CA0 and P1.1/CA1	2.2 V/3 V	0.23	0.24	0.25	
V(Ref050)	Voltage @ 0.5V _{CC} node	PCA0=1, CARSEL=1, CAREF=2, no load at P1.0/CA0 and P1.1/CA1	2.2 V/3 V	0.47	0.48	0.5	
V _(RefVT)	(see Figure 19 and Figure 20)	PCA0=1, CARSEL=1, CAREF=3, no load at P1.0/CA0 and P1.1/CA1, T _A = 85°C	2.2 V	390	480	540	mV
			3 V	400	490	550	
V _(offset)	Offset voltage	See Note 2	2.2 V/3 V	-30		30	mV
V _{hys}	Input hysteresis	CAON=1	2.2 V/3 V	0	0.7	1.4	mV
^t (response)	Response time (low–high and high–low)	T _A = 25°C, Overdrive 10 mV, Without filter: CAF=0 (see Note 3, Figure 16 and Figure 17)	2.2 V	80	165	300	ns
			3 V	70	120	240	119
		T _A = 25°C, Overdrive 10 mV, With filter: CAF=1	2.2 V	1.4	1.9	2.8	μs
		(see Note 3, Figure 16 and Figure 17)	3 V	0.9	1.5	2.2	

NOTES: 1. The leakage current for the Comparator_A+ terminals is identical to $I_{lkg(P_{X,X})}$ specification.

^{2.} The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.

^{3.} Response time measured at P1.3/CAOUT.

MSP430x20x1 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 16. Block Diagram of Comparator_A+ Module




Figure 17. Overdrive Definition





Figure 18. Comparator_A+ Short Resistance Test Condition

MSP430x20x1 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics - Comparator_A+ (MSP430x20x1 only)



650 $V_{CC} = 2.2 V$ V(REFVT) - Reference Volts -mV 600 Typical 550 500 450 400 -45 -25 95 115 15 35 55 75 T_A – Free-Air Temperature – $^{\circ}C$

Figure 19. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 3 V$

Figure 20. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 2.2 \text{ V}$




Figure 21. Short Resistance vs V_{IN}/V_{CC}

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, power supply and input range conditions (see Note 1, MSP430x20x2 only)

	PARAMETER	TEST CONDITIONS	TA	VCC	MIN	TYP	MAX	UNIT
VCC	Analog supply voltage range	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage range (see Note 2)	All Ax terminals. Analog inputs selected in ADC10AE register.			0		VCC	V
	ADC10 supply current	fADC10CLK = 5.0 MHz ADC10ON = 1, REFON = 0	I: -40–85°C	2.2 V		0.52	1.05	A
I _{ADC10}	(see Note 3)	ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	T: -40–105°C	3 V		0.6	1.2	mA
	Reference supply current, reference buffer disabled	fADC10CLK = 5.0 MHz ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	I: -40-85°C T: -40-105°C	2.2 V/3 V		0.05	0.4	mA
REF+	(see Note 4)	fADC10CLK = 5.0 MHz ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	I: -40-85°C T: -40-105°C	3 V		0.25	0.4	mA
	Reference buffer supply current with ADC10SR=0	fADC10CLK = 5.0 MHz ADC10ON = 0,	-40-85°C	2.2 V/3 V		1.1	1.4	mA
REFB,0	(see Note 4)	REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR=0	105°C	2.2 V/3 V			1.8	mA
	Reference buffer supply current with ADC10SR=1	fADC10CLK = 5.0 MHz ADC10ON = 0, REFON = 1,	-40-85°C	2.2 V/3 V		0.5	0.7	mA
IREFB,1	(see Note 4)	REF2_5V = 0, REFOUT = 1, ADC10SR=1	105°C	2.2 V/3 V			0.8	mA
Cl	Input capacitance	Only one terminal Ax selected at a time	I: -40–85°C T: -40–105°C				27	pF
R _I	Input MUX ON resistance	$0V \le V_{AX} \le V_{CC}$	I: -40–85°C T: -40–105°C	2.2 V/3 V			2000	Ω

NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.



^{2.} The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

^{3.} The internal reference supply current is not included in current consumption parameter I_{ADC10}.

^{4.} The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, built-in voltage reference (MSP430x20x2 only)

	PARAMETER	TEST COND	ITIONS	VCC	MIN	TYP	MAX	UNIT
		I _{VREF+} ≤ 1mA, REF2	_5V=0		2.2			
V _{CC,REF+}	Positive built-in reference analog supply voltage range	I _{VREF+} ≤ 0.5mA, REF	-2_5V=1		2.8			V
,	Supply Vollage range	I _{VREF+} ≤ 1mA, REF2	_5V=1		2.9			
.,	Partition had to reference and to re-	I _{VREF+} ≤ I _{VREF+} ma	x, REF2_5V = 0	2.2 V/3 V	1.41	1.5	1.59	V
V _{REF+}	Positive built-in reference voltage	I _{VREF+} ≤ I _{VREF+} ma	x, REF2_5V = 1	3 V	2.35	2.5	2.65	V
	Mariana			2.2 V			±0.5	4
ILD,VREF+	Maximum V _{REF+} load current						±1	mA
		V 1 (- 1)	IVREF+ = 500 μ A +/- 100 μ A Analog input voltage V _{AX} ≈ 0.75 V; REF2_5V = 0				±2	LSB
	V _{REF+} load regulation	IVREF+ = 500 μA ± 10 Analog input voltage V REF2_5V = 1		3 V			±2	LSB
	V _{RFF+} load regulation response time	IVREF+ = 100μA→900μA, VAx ≈ 0.5 x VREF+	ADC10SR = 0	3 V			400	
	VREF+ load regulation response time	Error of conversion result ≤ 1 LSB	ADC10SR = 1	3V			2000	ns
C _{VREF+}	Max. capacitance at pin V _{REF+} (see Note 1)	I _{VREF+} ≤±1mA, REFON = 1, REFOUT	= 1	2.2 V/3 V			100	pF
TC _{REF+}	Temperature coefficient	I_{VREF+} = const. with 0 mA $\leq I_{VREF+} \leq 1$ m.	A	2.2 V/3 V			±100	ppm/°C
^t REFON	Settling time of internal reference voltage (see Note 2)	$I_{VREF+} = 0.5 \text{ mA}, RE$ REFON = $0 \rightarrow 1$	F2_5V=0	3.6 V			30	
		I _{VREF+} = 0.5 mA, REF2_5V=0,	ADC10SR = 0	2.2 V			1	μs
torrounce	Settling time of reference buffer	REFON = 1, REFBURST = 1	ADC10SR = 1	2.2 V			2.5	
[†] REFBURST	(see Note 2)	I _{VREF+} = 0.5 mA, REF2_5V=1,	ADC10SR = 0	3 V			2	ue.
		REFON = 1, REFBURST = 1	ADC10SR = 1	3 V			4.5	μs

NOTES: 1. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/V_{REF+}/V_{eREF+} (REFOUT=1), must be limited; the reference buffer may become unstable otherwise.

^{2.} The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ± 0.5 LSB.

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, external reference (see Note 1, MSP430x20x2 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
	Positive external reference input	V _e REF+ > V _e REF_ SREF1 = 1, SREF0 = 0		1.4		VCC	V
V _{eREF+}	voltage range (see Note 2)	$V_{eREF-} \le V_{eREF+} \le V_{CC} - 0.15V$ SREF1 = 1, SREF0 = 1 (see Note 3)		1.4		3.0	٧
V _{eREF} _	Negative external reference input voltage range (see Note 4)	VeREF+ > VeREF-		0		1.2	V
$\Delta V_{ ext{eREF}}$	Differential external reference input voltage range ΔV _e REF = V _e REF+ - V _e REF-	V _{eREF+} > V _{eREF-} (see Note 5)		1.4		VCC	٧
	Oladia isaasta saassa tiista V	0V ≤ V _{eREF+} ≤ V _{CC} , SREF1 = 1, SREF0 = 0	2.2 V/3 V			±1	μΑ
IVeREF+	Static input current into VeREF+	0V ≤V _{eREF+} ≤ V _{CC} - 0.15V ≤ 3V SREF1 = 1, SREF0 = 1 (see Note 3)	2.2 V/3 V			0	μΑ
I _{VeREF} _	Static input current into VeREF-	0V ≤ V _{eREF} – ≤ V _C C	2.2 V/3 V			±1	μΑ

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
 - 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 - 3. Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current IREFB. The current consumption can be limited to the sample and conversion period with REBURST = 1.
 - 4. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 - The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, timing parameters (MSP430x20x2 only)

	PARAMETER	TEST COND	ITIONS	VCC	MIN	TYP MAX	UNIT
,	ADOMO in and also before a second	For specified performance of	ADC10SR = 0	2.2 V/3 V	0.45	6.3	
fADC10CLK	ADC10 input clock frequency	ADC10 linearity parameters	ADC10SR = 1	2.2 V/3 V	0.45	1.5	MHz
fADC10OSC	ADC10 built-in oscillator frequency	· · · · · · · · · · · · · · · · · · ·	ADC10DIVx=0, ADC10SSELx = 0 ADC10CLK = fADC10OSC		3.7	6.3	MHz
4	Conversion time	ADC10 built-in oscilla ADC10SSELx = 0 fADC10CLK = fADC	•	2.2 V/3 V	2.06	3.51	μs
†CONVERT	Conversion time	fADC10CLK from ACLK, MCLK or SMCLK: ADC10SSELx ≠ 0				13× DC10DIV× ADC10CLK	μs
tADC10ON	Turn on settling time of the ADC	(see Note 1)				100	ns

NOTES: 1. The condition is that the error in a conversion started after $t_{ADC10ON}$ is less than ± 0.5 LSB. The reference and input signal are already settled.

10-bit ADC, linearity parameters (MSP430x20x2 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
El	Integral linearity error		2.2 V/3 V			±1	LSB
E _D	Differential linearity error		2.2 V/3 V			±1	LSB
EO	Offset error	Source impedance R _S < 100 Ω ,	2.2 V/3 V			±1	LSB
EG	Gain error		2.2 V/3 V		±1.1	±2	LSB
ET	Total unadjusted error		2.2 V/3 V		±2	±5	LSB

MSP430x20x2 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, temperature sensor and built-in V_{MID} (MSP430x20x2 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
ISENSOR	Temperature sensor supply	REFON = 0, INCHx = 0Ah,	2.2 V		40	120	μА
OLIVOOR	current (see Note 1)	T _A = 25°C	3 V		60	160	
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah (see Note 2)	2.2 V/3 V	3.44	3.55	3.66	mV/°C
VOffset,Sensor	Sensor offset voltage	ADC10ON = 1, INCHx = 0Ah (see Note 2)		-100		100	mV
		Temperature sensor voltage at T _A = 105°C (T Version only)	2.2 V/3 V	1265	1365	1465	mV
	Sensor output voltage	Temperature sensor voltage at T _A = 85°C	2.2 V/3 V	1195	1295	1395	
VSensor	(see Note 3)	Temperature sensor voltage at T _A = 25°C	2.2 V/3 V	985	1085	1185	mV
		Temperature sensor voltage at T _A = 0°C	2.2 V/3 V	895	995	1095	
tSensor(sample)	Sample time required if channel 10 is selected (see Note 4)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V/3 V	30			μs
	Current into divider at channel		2.2 V			NA	
IVMID	11 (see Note 5)	ADC10ON = 1, $INCHx = 0Bh$,	3 V			NA	μΑ
		ADC10ON = 1, INCHx = 0Bh,	2.2 V	1.06	1.1	1.14	
VMID	VCC divider at channel 11	V _{MID} is ≈0.5 x V _{CC}	3 V	1.46	1.5	1.54	V
to man Diagrams 1.	Sample time required if channel 11 is selected (see	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1400			ns
tVMID(sample)	Note 6)	Error of conversion result ≤ 1 LSB	3 V	1220			113

NOTES: 1. The sensor current ISENSOR is consumed if (ADC100N = 1 and REFON = 1), or (ADC100N=1 and INCH=0Ah and sample signal is high). When REFON = 1, ISENSOR is included in IREF+. When REFON = 0, ISENSOR applies during conversion of the temperature sensor input (INCH = 0Ah).

2. The following formula can be used to calculate the temperature sensor output voltage:

$$\begin{split} & V_{Sensor,typ} = TC_{Sensor} \left(\right. 273 + T \left[^{\circ}C \right] \left. \right) + V_{Offset,sensor} \left[mV \right] \text{ or } \\ & V_{Sensor,typ} = TC_{Sensor} T \left[^{\circ}C \right] + V_{Sensor} \left(T_{A} = 0 ^{\circ}C \right) \left[mV \right] \end{split}$$

- 3. Values are not based on calculations using TC_{Sensor} or V_{Offset,sensor} but on measurements.
- 4. The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time t_{SENSOR(on)}.
- 5. No additional current is needed. The $V_{\mbox{\scriptsize MID}}$ is used during sampling.
- 6. The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x3 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

SD16_A, power supply and recommended operating conditions (MSP430x20x3 only)

	PARAMETER	TEST COND	ITIONS	TA	VCC	MIN	TYP	MAX	UNIT							
AVCC	Analog supply voltage range	$AV_{CC} = DV_{CC} = V$ $AV_{SS} = DV_{SS} = V$				2.5		3.6	V							
			0.41NL 4.0	-40-85°C			730	1050								
			GAIN: 1,2	105°C				1170								
		SD16LP = 0,	0.410.40.40	-40-85°C	0.1/		810	1150	.							
		f _{SD16} = 1 MHz, SD16OSR = 256	GAIN: 4,8,16	105°C	3 V			1300	μΑ							
	Analog supply current	GAI SD16LP = 1, GAI	GAIN: 32							CAINI- 20	-40-85°C			1160	1700	
ISD16	SD16 including internal reference			GAIN: 32	105°C				1850							
				CAIN: 4	-40-85°C			720	1030							
			GAIN: 1	105°C	0.1/			1160								
		f _{SD16} = 0.5 MHz, SD16OSR = 256	0.4114.00	-40-85°C	3 V		810	1150	μΑ							
			GAIN: 32	105°C				1300								
fSD16	SD16 input clock frequency	SD16LP = 0 (Low power mode of	disabled)		3 V	0.03	1	1.1	MHz							
fSD16	SD16 input clock frequency	SD16LP = 1 (Low power mode e	enabled)		3 V	0.03	0.5		MHz							

SD16_A, input range (MSP430x20x3 only)

	PARAMETER	TEST CO	NDITIONS	vcc	MIN	TYP	MAX	UNIT
,,	Differential full scale input voltage	Bipolar Mode, SD	16UNI = 0		-(VREF/ GAIN	(2)/ +(/ _{REF} /2)/ GAIN	mV
V _{ID,FSR}	range (see Note 1)	Unipolar Mode, SD16UNI = 1			0	+('	/REF/2)/ GAIN	mV
			SD16GAINx=1			±500		
			SD16GAINx=2			±250		
.,	Differential input voltage range for specified performance (see Note 1)	00400550114	SD16GAINx=4			±125		
VID		SD16REFON=1	SD16GAINx=8			±62		mV
			SD16GAINx=16			±31		
			SD16GAINx=32			±15		
_	Input impedance		SD16GAINx=1	3 V		200		1.0
Z _l	(one input pin to AVSS)	f _{SD16} = 1MHz	SD16GAINx=32	3 V		75		kΩ
_	Differential Input impedance		SD16GAINx=1	3 V	300	400		1.0
Z_{ID}	(IN+ to IN-)	f _{SD16} = 1MHz	SD16GAINx=32	3 V	100	150		kΩ
VI	Absolute input voltage range				AV _{SS} -0.1V		AV _{CC}	V
VIC	Common-mode input voltage range				AV _{SS} -0.1V		AV _{CC}	V

NOTES: 1. The analog input range depends on the reference voltage applied to VREF. If VREF is sourced externally, the full-scale range is defined by $V_{FSR+} = +(V_{REF}/2)/GAIN$ and $V_{FSR-} = -(V_{REF}/2)/GAIN$. The analog input range should not exceed 80% of VFSR+ or VFSR-.



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

 $SD16_A$, SINAD performance ($f_{SD16} = 1MHz$, SD16OSRx = 1024, SD16REFON = 1, MSP430x20x3 only)

	DADAMETED	TEST CONDITIONS	V00	PW,	or N	RSA		
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MIN	TYP	UNIT
		SD16GAINx = 1, Signal Amplitude: V _{IN} = 500mV, Signal Frequency: f _{IN} = 100Hz	3 V	84	85	86	87	
		SD16GAINx = 2, Signal Amplitude: V _{IN} = 250mV, Signal Frequency: f _{IN} = 100Hz	3 V	82	83	82	83	
CINAD	Signal-to-Noise + Distortion Ratio	SD16GAINx = 4, Signal Amplitude: V _{IN} = 125mV, Signal Frequency: f _{IN} = 100Hz	3 V	78	79	78	79	٩D
SINAD ₁₀₂₄	(OSR = 1024)	SD16GAINx = 8, Signal Amplitude: V _{IN} = 62mV, Signal Frequency: f _{IN} = 100Hz	3 V		73	74	dB	
		SD16GAINx = 16, Signal Amplitude: V _{IN} = 31mV, Signal Frequency: f _{IN} = 100Hz	3 V	68	69	68	69	
		SD16GAINx = 32, Signal Amplitude: V _{IN} = 15mV, Signal Frequency: f _{IN} = 100Hz	3 V	62	63	62	63	

$SD16_A$, SINAD performance ($f_{SD16} = 1MHz$, SD16OSRx = 256, SD16REFON = 1, MSP430x20x3 only)

				PW,	or N	RS	SA .	
	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MIN	TYP	UNIT
		SD16GAINx = 1, Signal Amplitude: V _{IN} = 500mV, Signal Frequency: f _{IN} = 100Hz	3 V	80	81	82	83	
		SD16GAINx = 2, Signal Amplitude: V _{IN} = 250mV, Signal Frequency: f _{IN} = 100Hz	3 V	74	75	76	77	
CINAD	Signal-to-Noise + Distortion Ratio	SD16GAINx = 4, Signal Amplitude: V _{IN} = 125mV, Signal Frequency: f _{IN} = 100Hz	3 V	69	70	71	72	4D
SINAD ₂₅₆	(OSR = 256)	SD16GAINx = 8, Signal Amplitude: V _{IN} = 62mV, Signal Frequency: f _{IN} = 100Hz	3 V	63	64	67	68	dB
		SD16GAINx = 16, Signal Amplitude: V _{IN} = 31mV, Signal Frequency: f _{IN} = 100Hz	3 V	58	59	63	64	
		SD16GAINx = 32, Signal Amplitude: V _{IN} = 15mV, Signal Frequency: f _{IN} = 100Hz	3 V	52	53	57	58	

MSP430x20x3 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

typical characteristics - SD16_A SINAD performance over OSR (MSP430x20x3 only)




Figure 22. SINAD performance over OSR, f_{SD16} = 1MHz, SD16REFON = 1, SD16GAINx = 1

 $SD16_A$, performance ($f_{SD16} = 1MHz$, SD16OSRx = 256, SD16REFON = 1, MSP430x20x3 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
		SD16GAINx = 1	3 V	0.97	1.00	1.02	
		SD16GAINx = 2	3 V	1.90	1.96	2.02	
0		SD16GAINx = 4	3 V	3.76	3.86	3.96	
G	Nominal Gain	SD16GAINx = 8	3 V	7.36	7.62	7.84	
		SD16GAINx = 16	3 V	14.56	15.04	15.52	
		SD16GAINx = 32	3 V	27.20	28.35	29.76	
dG/dT	Gain Temperature Drift	SD16GAINx = 1 (see Note 1)	3 V		15		ppm/°C
_	0"	SD16GAINx = 1	3 V			±0.2	0/ FOD
EOS	Offset Error	SD16GAINx = 32	3 V		±1.5		%FSR
	Offset Error Temperature	SD16GAINx = 1	3 V		±4	±20	ppm
dE _{OS} /dT	Coefficient	SD16GAINx = 32	3 V		±20	±100	FSR/°C
OMPR	Our was Made Delegies Delic	SD16GAINx = 1, Common-mode input signal: V _{ID} = 500 mV, f _{IN} = 50 Hz, 100 Hz	3 V		>90		
CMRR	Common-Mode Rejection Ratio	SD16GAINx = 32, Common-mode input signal: V _{ID} = 16 mV, f _{IN} = 50 Hz, 100 Hz	3 V		>75		dB
DC PSR	DC Power Supply Rejection	SD16GAINx = 1; V _{IN} = 500mV V _{CC} = 2.5V - 3.6V (see Note 2)	2.5V-3.6V		0.35		%/V
AC PSRR	AC Power Supply Rejection Ratio	SD16GAINx = 1 V _{CC} = 3.0V±100mV, f _{IN} = 50 Hz	3 V		>80	_	dB

NOTES: 1. Calculated using the box method: $(\text{MAX}(-40...85^{\circ}\text{C}) - \text{MIN}(-40...85^{\circ}\text{C})) / \text{MIN}(-40...85^{\circ}\text{C}) / (85^{\circ}\text{C} - (-40^{\circ}\text{C}))$

 Calculated using the ADC output code and the box method: (MAX-code(2.5...3.6V) – MIN-code(2.5...3.6V)) / MIN-code(2.5...3.6V) / (3.6V – 2.5V)



MSP430x20x3 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

SD16_A, built-in voltage reference (MSP430x20x3 only)

	PARAMETER	TEST CONDITIONS	TA	vcc	MIN	TYP	MAX	UNIT
V _{REF}	Internal reference voltage	SD16REFON = 1, SD16VMIDON = 0		3 V	1.14	1.20	1.26	V
	D-/	SD16REFON = 1,	-40-85°C	3 V		190	280	
IREF	Reference supply current	SD16VMIDON = 0	105°C	3 V			295	μΑ
тс	Temperature coefficient	SD16REFON = 1, SD16VMIDON = 0		3 V		18	50	ppm/K
C _{REF}	V _{REF} load capacitance	SD16REFON = 1, SD16VMIDON = 0 (see Note 1)				100		nF
ILOAD	VREF(I) maximum load current	SD16REFON = 1; SD16VMIDON = 0		3 V			±200	nA
tON	Turn on time	$\begin{array}{c} \text{SD16REFON} = 0 \rightarrow 1; \\ \text{SD16VMIDON} = 0; \\ \text{C}_{\text{REF}} = 100 \text{nF} \end{array}$		3 V		5		ms
DC PSR	DC Power Supply Rejection ΔV _{REF} /ΔV _{CC}	SD16REFON = 1; SD16VMIDON = 0; V _{CC} = 2.5V - 3.6V		2.5V-3.6V		100		uV/V

NOTES: 1. There is no capacitance required on V_{REF}. However, a capacitance of at least 100nF is recommended to reduce any reference voltage noise.

SD16_A, reference output buffer (MSP430x20x3 only)

	PARAMETER	TEST CONDITIONS	TA	vcc	MIN	TYP	MAX	UNIT
V _{REF,BUF}	Reference buffer output voltage	SD16REFON = 1, SD16VMIDON = 1		3 V		1.2		V
	Reference Supply + Reference	SD16REFON = 1,	-40-85°C	3 V		385	600	
IREF,BUF	output buffer quiescent current	SD16VMIDON = 1	105°C	3 V			660	μΑ
C _{REF(O)}	Required load capacitance on VREF	SD16REFON = 1, SD16VMIDON = 1			470			nF
ILOAD,Max	Maximum load current on V _{REF}	SD16REFON = 1, SD16VMIDON = 1		3 V			±1	mA
Maximum volt	tage variation vs. load current	$ I_{LOAD} = 0$ to 1mA		3 V	-15		+15	mV
tON	Turn on time	$SD16REFON = 0 \rightarrow 1; \\ SD16VMIDON = 1; \\ C_{REF} = 470nF$		3 V		100		μs

SD16_A, external reference input (MSP430x20x3 only)

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
VREF(I)	Input voltage range	SD16REFON = 0	3 V	1.0	1.25	1.5	V
I _{REF(I)}	Input current	SD16REFON = 0	3 V			50	nA

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

MSP430x20x3 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

SD16_A, temperature sensor (MSP430x20x3 only)

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
TC _{Sensor}	Sensor temperature coefficient			1.18	1.32	1.46	mV/K
VOffset,Sensor	Sensor offset voltage			-100		100	mV
	Sensor output voltage (see Note 2)	Temperature sensor voltage at T _A = 85°C	3 V	435	475	515	
VSensor		Temperature sensor voltage at T _A = 25°C	3 V	355	395	435	mV
		Temperature sensor voltage at T _A = 0°C	3 V	320	360	400	

NOTES: 1. The following formula can be used to calculate the temperature sensor output voltage:

V_{Sensor,typ} = TC_{Sensor} (273 + T [°C]) + V_{Offset,sensor} [mV] or V_{Sensor,typ} = TC_{Sensor} T [°C] + V_{Sensor}(T_A = 0°C) [mV]

2. Values are not based on calculations using TC_{Sensor} or V_{Offset,sensor} but on measurements.

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Flash Memory

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
VCC(PGM/ ERASE)	Program and Erase supply voltage			2.2		3.6	V
fFTG	Flash Timing Generator frequency			257		476	kHz
IPGM	Supply current from V _{CC} during program		2.2 V/3.6 V		1	5	mA
IERASE	Supply current from V _{CC} during erase		2.2 V/3.6 V		1	7	mA
tCPT	Cumulative program time (see Note 1)		2.2 V/3.6 V			10	ms
^t CMErase	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/Erase endurance			10 ⁴	10 ⁵		cycles
tRetention	Data retention duration	T _J = 25°C		100			years
^t Word	Word or byte program time				30		
^t Block, 0	Block program time for 1St byte or word				25		
^t Block, 1-63	Block program time for each additional byte or word			18			
^t Block, End	Block program end-sequence wait time	see Note 2		6		tFTG	
^t Mass Erase	Mass erase time			10593			
^t Seg Erase	Segment erase time			•	4819		

NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

RAM

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(RAMh)	RAM retention supply voltage (see Note 1)	CPU halted	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

^{2.} These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).

MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

JTAG and Spy-Bi-Wire Interface

	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	UNIT
fSBW	Spy-Bi-Wire input frequency		2.2 V / 3 V	0		20	MHz
tSBW,Low	Spy-Bi-Wire low clock pulse length		2.2 V / 3 V	0.025		15	us
^t SBW,En	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge, see Note 1)		2.2 V/ 3 V			1	us
tSBW,Ret	Spy-Bi-Wire return to normal operation time		2.2 V/ 3 V	15		100	us
,	TOIC : (2.2 V	0		5	MHz
fTCK	TCK input frequency – 4-wire JTAG (see Note 2)		3 V	0		10	MHz
R _{Internal}	Internal pull-down resistance on TEST		2.2 V/ 3 V	25	60	90	kΩ

NOTES: 1. Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

JTAG Fuse (see Note 1)

	PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	UNIT
VCC(FB)	Supply voltage during fuse-blow condition	T _A = 25°C		2.5			V
V _{FB}	Voltage level on TEST for fuse-blow			6		7	V
I _{FB}	Supply current into TEST during fuse blow					100	mA
t _{FB}	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible and JTAG is switched to bypass mode.



^{2.} f_{TCK} may be restricted to meet the timing requirements of the module selected.

APPLICATION INFORMATION, MSP430x20x1


Port P1 (P1.0 to P1.3) pin functions, MSP430x20x1

DINI NIAME (D4 V)	Ι.,		CONT	ROL BITS / SIG	NALS
PIN NAME (P1.X)	Х	FUNCTION	P1DIR.x	P1SEL.x	CAPD.x
P1.0/TACLK/ACLK/	0	P1.0† Input/Output	0/1	0	0
CA0		Timer_A2.TACLK/INCLK	0	1	0
P1.1/TA0/CA1 P1.2/TA1/CA2		ACLK	1	1	0
		CA0 (see Note 3)	Х	Х	1
P1.1/TA0/CA1	1	P1.1† Input/Output	0/1	0	0
		Timer_A2.CCI0A	0	1	0
		Timer_A2.TA0	1	1	0
		CA1 (see Note 3)	Х	Х	1
P1.2/TA1/CA2	2	P1.2† Input/Output	0/1	0	0
		Timer_A2.CCI1A	0	1	0
		Timer_A2.TA1	1	1	0
		CA2 (see Note 3)	X	Х	1
P1.3/CAOUT/CA3	3	P1.3† Input/Output	0/1	0	0
		N/A	0	1	0
		CAOUT	1	1	0
		CA3 (see Note 3)	Х	Х	1

[†] Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Port P1 (P1.0 to P1.3) pin schematics, MSP430x20x1



Control signal "From Comparator_A+"

DINIMANE	FUNCTION		SIGNAL "FROM COMPARATOR_A+" = 1						
PIN NAME	FUNCTION	P2CA4	P2CA0		P2CA3	P2CA2	P2CA1		
P1.0/TACLK/ACLK/CA0	CA0	0	1		N/A	N/A	N/A		
P1.1/TA0/CA1	CA1	1	0	OR	0	0	1		
P1.2/TA1/CA2	CA2	1	1		0	1	0		
P1.3/CAOUT/CA3	CA3	N/A	N/A		0	1	1		

NOTES: 1. N/A: Not available or not applicable.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006


Port P1 (P1.4 to P1.7) pin functions, MSP430x20x1

DIN NAME (D4 V)	\ ,	FUNCTION		CONTROL BI	TS / SIGNALS	
PIN NAME (P1.X)	X	FUNCTION	P1DIR.x	P1SEL.x	CAPD.x	JTAG Mode
P1.4/SMCLK/CA4/	4	P1.4† Input/Output	0/1	0	0	0
TCK		N/A	0	1	0	0
		SMCLK	1	1	0	0
		CA4 (see Note 3)	Х	Х	1	0
		TCK (see Note 4)	Х	Х	Х	1
P1.5/TA0/CA5/	5	P1.5† Input/Output	0/1	0	0	0
TMS		N/A	0	1	0	0
		Timer_A2.TA0	1	1	0	0
		CA5 (see Note 3)	Х	Х	1	0
		TMS (see Note 4)	Х	Х	Х	1
P1.6/TA1/CA6/	6	P1.6† Input/Output	0/1	0	0	0
TDI		N/A	0	1	0	0
		Timer_A2.TA1	1	1	0	0
		CA6 (see Note 3)	Х	Х	1	0
		TDI (see Note 4)	Х	Х	Х	1
P1.7/CAOUT/CA7/	7	P1.7† Input/Output	0/1	0	0	0
TDO/TDI		N/A	0	1	0	0
		CAOUT	1	1	0	0
		CA7 (see Note 3)	Х	Х	1	0
		TDO/TDI (see Notes 4, 5)	Х	Х	Х	1

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.
- 4. In JTAG mode the internal pull-up/down resistors are disabled.
- 5. Function controlled by JTAG

Port P1 (P1.4 to P1.6) pin schematics, MSP430x20x1




Control signal "From Comparator_A+"

DIMAME	FUNCTION	SIGNAL "FROM COMPARATOR_A+" = 1				
PIN NAME	FUNCTION	P2CA3	P2CA2	P2CA1		
P1.4/SMCLK/CA4/TCK	CA4	1	0	0		
P1.5/TA0/CA5/TMS	CA5	1	0	1		
P1.6/TA1/CA6/TDI	CA6	1	1	0		

NOTES: 1. N/A: Not available or not applicable.



Port P1 (P1.7) pin schematics, MSP430x20x1




Control signal "From Comparator_A+"

PIN NAME	FUNCTION	SIGNAL "FROM COMPARATOR_A+" = 1			
	FUNCTION	P2CA3	P2CA2	P2CA1	
P1.7/CAOUT/CA7/TDO/TDI	CA7	1	1	1	

NOTES: 1. N/A: Not available or not applicable.



Port P2 (P2.6) pin schematics, MSP430x20x1



Port P2 (P2.6) pin functions, MSP430x20x1


PIN NAME (P2.X)	х	FUNCTION	CONTROL BITS / SIGNALS		
			P2DIR.x	P2SEL.x	
P2.6/XIN/TA1	6	P2.6 Input/Output	0/1	0	
		XIN† (see Note 3)	0	1	
		Timer_A2.TA1	1	1	

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) pin schematics, MSP430x20x1



Port P2 (P2.7) pin functions, MSP430x20x1

PIN NAME (P2.X)		FUNCTION	CONTROL BITS / SIGNALS		
			P2DIR.x	P2SEL.x	
P2.7/XOUT	7	P2.7 Input/Output	0/1	0	
		DVSS	0	1	
		XOUT† (see Note 3)	1	1	

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

APPLICATION INFORMATION, MSP430x20x2

Port P1 (P1.0 to P1.2) pin functions, MSP430x20x2


DINI NAME (D4 V)	١.,			CONTROL BITS / SIGNALS				
PIN NAME (P1.X)	X	FUNCTION P1D	P1DIR.x	P1SEL.x	ADC10AE.x	INCHx		
P1.0/TACLK/ACLK/A0	0	P1.0† Input/Output	0/1	0	0	N/A		
		Timer_A2.TACLK/INCLK	0	1	0	N/A		
		ACLK	1	1	0	N/A		
		A0 (see Note 3)	Х	Х	1	0		
P1.1/TA0/A1	1	P1.1† Input/Output	0/1	0	0	N/A		
		Timer_A2.CCI0A	0	1	0	N/A		
		Timer_A2.TA0	1	1	0	N/A		
		A1 (see Note 3)	Х	X	1	1		
P1.2/TA1/A2	2	P1.2† Input/Output	0/1	0	0	N/A		
		Timer_A2.CCI1A	0	1	0	N/A		
		Timer_A2.TA1	1	1	0	N/A		
		A2 (see Note 3)	Х	Х	1	2		

[†] Default after reset (PUC/POR)


- 2. X: Don't care.
- 3. Setting the ADC10AE.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P1 (P1.0 to P1.2) pin schematics, MSP430x20x2



Port P1 (P1.3) pin schematics, MSP430x20x2



Port P1 (P1.0 to P1.3) pin functions, MSP430x20x2

PIN NAME (P1.X)	Ţ,	FUNCTION	CONTROL BITS / SIGNALS					
	X		P1DIR.x	P1SEL.x	ADC10AE.x	INCHx		
P1.3/ADC10CLK/ A3/VREF-/VeREF-	3	P1.3† Input/Output	0/1	0	0	N/A		
		N/A	0	1	0	N/A		
		ADC10CLK	1	1	0	N/A		
		A3 (see Note 3)	Х	Х	1	3		
		VREF-/VeREF- (see Notes 3, 4)	Х	Х	1	N/A		

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. Setting the ADC10AE.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. An applied voltage is used as negative reference if bit SREF3 in register ADC10CTL0 is set.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

Port P1 (P1.4 to P1.7) pin functions, MSP430x20x2


					CONTROL B	ITS / SIGNALS		
PIN NAME (P1.X)	Х	FUNCTION	P1DIR.x	P1SEL.x	USIP.x	ADC10AE.x	INCHx	JTAG Mode
P1.4/SMCLK/A4/ VREF+/VeREF+/ TCK	4	P1.4† Input/Output	0/1	0		0	N/A	0
		N/A	0	1		0	N/A	0
ICK		SMCLK	1	1		0	N/A	0
		A4 (see Note 3)	Х	Х	N/A	1	4	0
		VREF+/VeREF+ (see Notes 3, 4)	Х	Х		1	N/A	0
		TCK (see Note 5)	Х	Х		Х	Χ	1
P1.5/TA0/SCLK/A5/	5	P1.5† Input/Output	0/1	0	Х	0	N/A	0
TMS		N/A	0	1	Х	0	N/A	0
		Timer_A2.TA0	1	1	Х	0	N/A	0
		SCLK	Х	Х	1	0	N/A	0
		A5 (see Note 3)	Х	Х	Х	1	5	0
		TMS (see Note 5)	Х	Х	Х	Х	Χ	1
P1.6/TA1/SDO/SCL/A6/	6	P1.6† Input/Output	0/1	0	Х	0	N/A	0
TDI		Timer_A2.CCI1B	0	1	Х	0	N/A	0
		Timer_A2.TA1	1	1	Х	0	N/A	0
		SDO (SPI) / SCL (I2C)	Х	Х	1	0	N/A	0
		A6 (see Note 3)	Х	Х	Х	1	6	0
		TDI (see Note 5)	Х	Х	Х	Х	Χ	1
P1.7/SDI/SDA/A7/	7	P1.7† Input/Output	0/1	0	Х	0	N/A	0
TDO/TDI		N/A	0	1	X	0	N/A	0
		DVSS	1	1	X	0	N/A	0
		SDI (SPI) / SDA (I2C)	Х	Х	1	0	N/A	0
		A7 (see Note 3)	Х	Х	Х	1	7	0
		TDO/TDI (see Notes 5, 6)	Х	Х	Х	Х	Х	1

† Default after reset (PUC/POR)


- 2. X: Don't care.
- 3. Setting the ADC10AE.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. The reference voltage is output if bit REFOUT in register ADC10CTL0 is set. An applied voltage is used as positive reference if bits SREF0/1 in register ADC10CTL0 are set to 10 or 11.
- 5. In JTAG mode the internal pull-up/down resistors are disabled.
- 6. Function controlled by JTAG




Port P1 (P1.4) pin schematics, MSP430x20x2




Port P1 (P1.5) pin schematics, MSP430x20x2




Port P1 (P1.6) pin schematics, MSP430x20x2



Port P1 (P1.7) pin schematics, MSP430x20x2



Port P2 (P2.6) pin schematics, MSP430x20x2



Port P2 (P2.6) pin functions, MSP430x20x2


ĺ	PIN NAME (P2.X)		FUNCTION	CONTROL BITS / SIGNALS		
				P2DIR.x	P2SEL.x	
ĺ	P2.6/XIN/TA1	6	P2.6 Input/Output	0/1	0	
			XIN† (see Note 3)	0	1	
			Timer_A2.TA1	1	1	

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) pin schematics, MSP430x20x2



Port P2 (P2.7) pin functions, MSP430x20x2

DINI NAME (D2 V)		FUNCTION	CONTROL BITS / SIGNALS		
FIN NAME (F2.A)	PIN NAME (P2.X) X FUNCTION		P2DIR.x	P2SEL.x	
P2.7/XOUT	7	P2.7 Input/Output	0/1	0	
		DVSS	0	1	
		XOUT† (see Note 3)	1	1	

† Default after reset (PUC/POR)

- 2. X: Don't care.
- 3. If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.



APPLICATION INFORMATION, MSP430x20x3

Port P1 (P1.0 to P1.3) pin functions, MSP430x20x3


DIN NAME (D4 V)	\	FUNCTION	CONTROL BITS / SIGNALS				
PIN NAME (P1.X)	Х		P1DIR.x	P1SEL.x	SD16AE.x	INCHx	
P1.0/TACLK/ACLK/A0+	0	P1.0† Input/Output	0/1	0	0	N/A	
		Timer_A2.TACLK/INCLK	0	1	0	N/A	
		ACLK	1	1	0	N/A	
		A0+ (see Note 3)	Х	Х	1	0	
P1.1/TA0/A0-/A4+	1	P1.1† Input/Output	0/1	0	0	N/A	
		Timer_A2.CCI0A	0	1	0	N/A	
		Timer_A2.TA0	1	1	0	N/A	
		A0- (see Notes 3, 4)	Х	Х	1	0	
		A4+ (see Note 3)	Х	Х	1	4	
P1.2/TA1/A1+/A4-	2	P1.2† Input/Output	0/1	0	0	N/A	
		Timer_A2.CCI1A	0	1	0	N/A	
		Timer_A2.TA1	1	1	0	N/A	
		A1+ (see Note 3)	Х	Х	1	1	
		A4- (see Notes 3, 4)	Х	Х	1	4	
P1.3/VREF/A1-	3	P1.3† Input/Output	0/1	0	0	N/A	
		VREF	Х	1	0	N/A	
		A1- (see Notes 3, 4)	Х	Х	1	1	

[†] Default after reset (PUC/POR)


- 2. X: Don't care.
- 3. Setting the SD16AE.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.




Port P1 (P1.0) pin schematics, MSP430x20x3




Port P1 (P1.1) pin schematics, MSP430x20x3



Port P1 (P1.2) pin schematics, MSP430x20x3



Port P1 (P1.3) pin schematics, MSP430x20x3



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

Port P1 (P1.4 to P1.7) pin functions, MSP430x20x3

	х	FUNCTION	CONTROL BITS / SIGNALS						
PIN NAME (P1.X)			P1DIR.x	P1SEL.x	USIP.x	SD16AE.x	INCHx	JTAG Mode	
P1.4/SMCLK/A2+/	4	P1.4† Input/Output	0/1	0	N/A	0	N/A	0	
TCK		N/A	0	1	N/A	0	N/A	0	
		SMCLK	1	1	N/A	0	N/A	0	
		A2+ (see Note 3)	Х	Х	N/A	1	2	0	
		TCK (see Note 5)	Х	Х	N/A	Х	Х	1	
P1.5/TA0/SCLK/A2-/	5	P1.5† Input/Output	0/1	0	Х	0	N/A	0	
TMS		N/A	0	1	Х	0	N/A	0	
		Timer_A2.TA0	1	1	Х	0	N/A	0	
		SCLK	Х	Х	1	0	N/A	0	
		A2- (see Notes 3, 4)	Х	Х	Х	1	2	0	
		TMS (see Note 5)	Х	Х	Х	Х	Х	1	
P1.6/TA1/SDO/SCL/A3+/	6	P1.6† Input/Output	0/1	0	Х	0	N/A	0	
TDI		Timer_A2.CCI1B	0	1	Х	0	N/A	0	
		Timer_A2.TA1	1	1	Х	0	N/A	0	
		SDO (SPI) / SCL (I2C)	Х	Х	1	0	N/A	0	
		A3+ (see Note 3)	Х	Х	Х	1	3	0	
		TDI (see Note 5)	Х	Х	Х	Х	Х	1	
P1.7/SDI/SDA/A3-/	7	P1.7† Input/Output	0/1	0	Х	0	N/A	0	
TDO/TDI		N/A	0	1	Х	0	N/A	0	
		DVSS	1	1	Х	0	N/A	0	
		SDI (SPI) / SDA (I2C)	Х	Х	1	0	N/A	0	
		A3- (see Notes 3, 4)	Х	Х	Х	1	3	0	
		TDO/TDI (see Notes 5, 6)	Х	Х	Х	Х	Х	1	


† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.


- 2. X: Don't care.
- 3. Setting the SD16AE.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying analog signals.
- 4. With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.
- 5. In JTAG mode the internal pull-up/down resistors are disabled.
- 6. Function controlled by JTAG

SLAS491C - AUGUST 2005 - REVISED MAY 2006

Port P1 (P1.4) pin schematics, MSP430x20x3




Port P1 (P1.5) pin schematics, MSP430x20x3




SLAS491C - AUGUST 2005 - REVISED MAY 2006


Port P1 (P1.6) pin schematics, MSP430x20x3



Port P1 (P1.7) pin schematics, MSP430x20x3



Port P2 (P2.6) pin schematics, MSP430x20x3



Port P2 (P2.6) pin functions, MSP430x20x3

DIN NAME (D2 V)		FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (P2.X)	Х	FUNCTION	P2DIR.x	P2SEL.x	
P2.6/XIN/TA1	6	P2.6 Input/Output	0/1	0	
		XIN† (see Note 3)	0	1	
		Timer_A2.TA1	1	1	


† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

- 2. X: Don't care.
- 3. XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) pin schematics, MSP430x20x3



Port P2 (P2.7) pin functions, MSP430x20x3

PIN NAME (P2.X)	х	FUNCTION	CONTROL BITS / SIGNALS	
			P2DIR.x	P2SEL.x
P2.7/XOUT	7	P2.7 Input/Output	0/1	0
		DVSS	0	1
		XOUT† (see Note 3)	1	1

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

- 2. X: Don't care.
- 3. If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.



MSP430x20x1, MSP430x20x2, MSP430x20x3 MIXED SIGNAL MICROCONTROLLER

SLAS491C - AUGUST 2005 - REVISED MAY 2006

Data Sheet Revision History

Literature Number	Summary
SLAS491	Preliminary PRODUCT PREVIEW data sheet release.
SLAS491A	Production data sheet release for MSP430x20x3I. Updated specification and added characterization graphs.
SLAS491B	Production data sheet release for MSP430x20x3T, MSP430x20x1I and MSP430x20x1T. 105°C characterization results added. SD16_A SINAD characterization results for MSP430x20x3RSA package added. Updated SD16_A Power Supply Rejection specification. DCO Calibration Register names: lower case "z" changed to upper case "Z". Vhys(B_IT_) MAX specification increased from 180mV to 210mV. MIN and MAX percentages for "calibrated DCO frequencies – tolerance over supply voltage VCC" corrected from 2.5% to 3.0% to match the specified frequency ranges.
SLAS491C	Production data sheet release for MSP430x20x2I and MSP430x20x2T.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



RSA (S-PQFP-N16)

PLASTIC QUAD FLATPACK



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View
Exposed Thermal Pad Dimensions

NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

RSA (S-PQFP-N16)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated