Analysis Report

$four_sequential Kernel(float*, int)$

Duration	43.95385 ms (43,953,849 ns)
Grid Size	[2097152,1,1]
Block Size	[256,1,1]
Registers/Thread	10
Shared Memory/Block	1 KiB
Shared Memory Executed	8 KiB
Shared Memory Bank Size	4 B

[0] Quadro P4000


	[0] Quadro F4000								
GPU UUID	GPU-55bcc7c2-f527-bf35-99ec-b54f8392185d								
Compute Capability	6.1								
Max. Threads per Block	1024								
Max. Threads per Multiprocessor	2048								
Max. Shared Memory per Block	48 KiB								
Max. Shared Memory per Multiprocessor	96 KiB								
Max. Registers per Block	65536								
Max. Registers per Multiprocessor	65536								
Max. Grid Dimensions	[2147483647, 65535, 65535]								
Max. Block Dimensions	[1024, 1024, 64]								
Max. Warps per Multiprocessor	64								
Max. Blocks per Multiprocessor	32								
Half Precision FLOP/s	41.44 GigaFLOP/s								
Single Precision FLOP/s	5.304 TeraFLOP/s								
Double Precision FLOP/s	165.76 GigaFLOP/s								
Number of Multiprocessors	14								
Multiprocessor Clock Rate	1.48 GHz								
Concurrent Kernel	true								
Max IPC	6								
Threads per Warp	32								
Global Memory Bandwidth	243.328 GB/s								
Global Memory Size	7.929 GiB								
Constant Memory Size	64 KiB								
L2 Cache Size	2 MiB								
Memcpy Engines	2								
PCIe Generation	3								
PCIe Link Rate	8 Gbit/s								
PCIe Link Width	16								

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "four_sequentialKernel" is most likely limited by instruction and memory latency. You should first examine the information in the "Instruction And Memory Latency" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Instruction And Memory Latency

This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of "Quadro P4000". These utilization levels indicate that the performance of the kernel is most likely limited by the latency of arithmetic or memory operations. Achieved compute throughput and/or memory bandwidth below 60% of peak typically indicates latency issues.



2. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.


2.1. Occupancy Is Not Limiting Kernel Performance


The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Size:	[209715	52,1,1] (209	7152	block	s) Blo	ck Siz
Occupancy Per SM											
Active Blocks		8	32	0 4	8	12	16	20	24	28	32
Active Warps	59.3	64	64	0	9 18	27	7 36	ŝ	45	54	664
Active Threads		2048	2048	0	512		1024		1536	6	204
Occupancy	92.7%	100%	100%	0%	25%		50%		75%	6	100
Warps											
Threads/Block		256	1024	0	256		512		768		102
Warps/Block		8	32	0 4	. 8	12	16	20	24	28	32
Block Limit		8	32	0 4	. 8	12	16	20	24	28	32
Registers											
Registers/Thread		10	255	0	64		128		192		255
Registers/Block		4096	65536	0	16k		32k		48k	(64
Block Limit		16	32	0 4	. 8	12	16	20	24	28	32
Shared Memory											
Shared Memory/Block		1024	98304	0	32k 64k						96
Block Limit		76	32	0 4	-	12	16	20	24	28	32


2.2. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.










2.3. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



5

3. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

3.1. Low Warp Execution Efficiency

Warp execution efficiency is the average percentage of active threads in each executed warp. Increasing warp execution efficiency will increase utilization of the GPU's compute resources. The warp execution efficiency for these kernels is 99.1% if predicated instructions are not taken into account. The kernel's not predicated off warp execution efficiency of 69.5% is less than 100% due to divergent branches and predicated instructions.

Optimization: Reduce the amount of intra-warp divergence and predication in the kernel.

3.2. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

3.3. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin. cos. popc. etc.

Control-Flow - Direct and indirect branches, jumps, and calls.




3.4. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



3.5. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.




4. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel.

4.1. Memory Bandwidth And Utilization

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory.



4.2. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.