



实验3: ALU 参考答案




层次化、模块化 设计方法

- ∴ 对于较复杂的组合逻辑电路，往往不适合用一组方程直接描述。
- **层次化**设计方法：自顶向下对整个设计任务进行分层和分块的划分，降低每层的复杂度，简化每个模块的功能；
或自底向上地对每个有限复杂度的模块进行实现或调用。
- **模块化**设计方法：将经过设计和验证的能完成一定功能的逻辑电路封装成为模块，在后续的设计中都可反复使用。

设计思路



顶层模块



```

1 module ALU_Top(input logic      CLK100MHZ,
2                 input logic [15:0] SW,
3                 output logic [15:0] LED,
4                 output logic [7:0] AN,
5                 output logic [6:0] A2G );
6
7     logic [39:0] wData;
8     logic [4:0]  wDigit;
9
10    assign LED = SW;    // LED
11
12    ALU a1(.A      (SW[3:0]),
13           .B      (SW[7:4]),
14           .Cin    (SW[8] ),
15           .aluSel (SW[15:13]), //M(SW15), S1, S0(SW14, 13)
16           .data   (wData) );
17
18    // 分时复用数码管显示
19    X7Seg x1(.clk  (CLK100MHZ),
20             .data (wData),
21             .digit(wDigit),
22             .an   (AN) );
23
24    // 单个七段数码管显示
25    Hex7Seg h1(.x(wDigit), .a2g(A2G) );
26 endmodule


```

单个七段数码管显示模块

```

1  module Hex7Seg( input  logic [4:0] x,
2                  output logic [6:0] a2g );
3      // a2g format {a, b, c, d, e, f, g}
4      always_comb
5          case(x)
6              5'b00000 : a2g = 7'b0000001; //0
7              5'b00001 : a2g = 7'b1001111; //1
8              5'b00010 : a2g = 7'b0010010; //2
9              5'b00011 : a2g = 7'b0000110; //3
10             5'b00100 : a2g = 7'b1001100; //4
11             5'b00101 : a2g = 7'b0100100; //5
12             5'b00110 : a2g = 7'b0100000; //6
13             5'b00111 : a2g = 7'b0001111; //7
14             5'b01000 : a2g = 7'b0000000; //8
15             5'b01001 : a2g = 7'b0000100; //9
16             5'b01010 : a2g = 7'b0001000; //A
17             5'b01011 : a2g = 7'b1100000; //B
18             5'b01100 : a2g = 7'b0110001; //C
19             5'b01101 : a2g = 7'b1000010; //D
20             5'b01110 : a2g = 7'b0110000; //E
21             5'b01111 : a2g = 7'b0111000; //F
22             5'b10000 : a2g = 7'b0110111; //=-
23             5'b10001 : a2g = 7'b1001110; //+=
24             5'b10010 : a2g = 7'b1111110; //-
25             default : a2g = 7'b1111111; //全灭
26         endcase
27     endmodule

```



数码管分时复用模块

```

1 module X7Seg( input logic      clk,
2               input logic [39:0] data,
3               output logic [4:0] digit,
4               output logic [7:0] an );

```

```

5
6 logic [19:0] clkdiv;
7 logic [2:0] s;
8 assign s = clkdiv[19:17];

```

//8个七段数码管要显示的数据

```


11 always_comb
12     case(s)
13         0: digit = data[4:0];
14         1: digit = data[9:5];
15         2: digit = data[14:10];
16         3: digit = data[19:15];
17         4: digit = data[24:20];
18         5: digit = data[29:25];
19         6: digit = data[34:30];
20         7: digit = data[39:35];

```

```

21     endcase

```



23 //8个七段数码管的分时显示

```

24 always_comb

```

```

25     case(s)

```

```

26         0: an = 8'b1111_1110;

```

```

27         1: an = 8'b1111_1101;

```

```

28         2: an = 8'b1111_1011;

```

```

29         3: an = 8'b1111_0111;

```

```

30         4: an = 8'b1110_1111;

```

```

31         5: an = 8'b1101_1111;

```

```

32         6: an = 8'b1011_1111;

```

```

33         7: an = 8'b0111_1111;

```

```

34     endcase

```

```

35

```

36 //时钟分频器

```

37 always @(posedge clk)

```

```

38     clkdiv <= clkdiv + 1;

```

```

39 endmodule

```


ALU

46
47
48

3'b100: // ===== A + B

begin

temp = {1'b0, A} + {1'b0, B} + {4'b0000, Cin};
y = temp[3:0];

data[34:30] = 5'b10001; // +
data[29:25] = {1'b0, B}; // B
data[24:20] = 5'b10001; // +
data[19:15] = {4'b0000, Cin}; // Cin
data[9:5] = {4'b0000, temp[4]}; // Cout
data[4:0] = {1'b0, y}; // 计算结果

end

3'b101: // A - B 默认A大于B

begin

temp = {1'b0, A} - {1'b0, B} - {4'b0000, Cin};
y = temp[3:0];

data[34:30] = 5'b10010; // -
data[29:25] = {1'b0, B}; // B
data[24:20] = 5'b10010; // -
data[19:15] = {4'b0000, Cin}; // Cin
data[9:5] = {4'b0000, temp[4]}; // Cout
data[4:0] = {1'b0, y}; // 计算结果

end

3'b110, 3'b111: // 没有运算
data = {40{1'b1}}; // 全灭

endcase

end // always_comb

endmodule

7

1 module ALU(input logic [3:0] A,
2 input logic [3:0] B,
3 input logic Cin,
4 input logic [2:0] aluSel,
5 output logic [39:0] data);
6

7 logic [4:0] temp;

8 logic [3:0] y; //4位计算结果

10 always_comb

11 begin

12 //初始化

13 data = {40{1'b1}}; // 全灭

14 data[39:35] = {1'b0, A}; // A

15 data[14:10] = 5'b10000; // =

16 temp = 5'b00000;

18 case(aluSel) //M(SW15), S1(SW14), S0(SW13)

19 3'b000: // ===== NOT A

20 begin

21 y = ~A;

22 data[4:0] = {1'b0, y}; //计算结果

23 end

25 3'b001: // ===== A AND B

26 begin

27 y = A & B;

28 data[29:25] = {1'b0, B}; // B

29 data[4:0] = {1'b0, y}; //计算结果

30 end

32 3'b010: //===== A OR B

33 begin

34 y = A | B;

35 data[29:25] = {1'b0, B}; // B

36 data[4:0] = {1'b0, y}; //计算结果

37 end

38 3'b011: // ===== A XOR B


39 begin

40 y = A ^ B;

41 data[29:25] = {1'b0, B}; //B

42 data[4:0] = {1'b0, y}; //计算结果

43 end



71
72
73
74
75
76

RTL 电路图

RTL ANALYSIS


Open Elaborated Design

Report Methodology


Report DRC

Report Noise

[Schematic](#)




RTL 电路图




由基本的与门、或门、非门、MUX、比较器、运算单元、触发器等组成。

鼠标双击



“综合”后 电路图



已将RTL级电路图的基本逻辑部件映射到FPGA的部件，即由：查找表LUT、MUX、触发器、存储器、进位链等组成。