

实验8: 锁存器+触发器













"="阻塞赋值 vs 非阻塞赋值 "<="

教材P121, 例4.23

组合逻辑

教材P126, 例4.28

```
1 // 全加器: 阻塞赋值
 2 module FullAdder_Blocking (
     input logic a, b, Cin,
     output logic S, Cout);
     logic p, g:
     always comb
     begin
     p = a <sup>^ b</sup>: 只有阻塞下一行
10
    g = a & b: 的执行才能串行
11
     S = p \hat{Cin}
13
     Cout = g | (p & Cin);
14
     end
15 endmodule
```

```
1 // 全加器: 非阻塞赋值(不推荐使用)
2 module FullAdder_Nonblocking(
     input logic a, b, Cin,
     output logic S, Cout);
     logic p, g;
                   因并行计算,
     always_comb
                   导致两次才计算出结果
     begin
        p <= a b; //nonblocking
11
                       //nonblocking
        g <= a & b;
        S \le p \cap Cin;
                       //nonblocking
13
    Cout <= g | (p & Cin); //nonblocking
     end
15 endmodule
```

"="阻塞赋值 vs 非阻塞赋值 "<="


教材P118, 例4.20 时序逻辑 1 // 同步器: 非阻塞赋值 2 module Sync_Nonblocking (input logic clk, input logic d, output logic q); logic n1; always ff @(posedge clk) begin 并 n1 <= d; //nonblocking 行 q <= n1; //nonblocking 13 end 14 endmodule clk q OBUF inst nl_reg RTL REG

RTL REG

结论: 在时序逻辑中, 必须使用"<="赋值!

教材P127, 例4.29

```
1 // 同步器: 阻塞赋值
 2 module Sync_Blocking
       input logic clk,
       input logic d,
       output logic q );
       logic n1;
       always ff @(posedge clk)
       begin
     \boxplus \longrightarrow n1 = d; //Blocking
     \overleftarrow{\uparrow} \longrightarrow q = n1; //Blocking
13
       end
                   n1被优化没了
14 endmodule
```



"="阻塞赋值 vs 非阻塞赋值 "<="

• =: **阻塞赋值**运算符。**顺序**执行。

"右式计算"和"左式更新"完全完成之后,才开始执行下一条语句。

- <=: 非阻塞赋值运算符。并行执行。 当前语句的执行<u>不会</u>阻塞下一语句的执行。
 - 1) 在开始时, 计算所有非阻塞赋值右侧表达式。
 - 2) 在结束时,更新所有非阻塞赋值左侧表达式。

并
$$B <= A$$
 // 将A的值保存在一个存储区 $C <= B+1$ // 将B加1的值保存在另外一个存储区 当所有的顺序表达式右侧都计算和保存后,赋值到左边的操作才会发生。此时, C 等于 B 的起始值加1,而不是 $A+1$ 。


使用原则: "=" "<="

- ① 在assign中,必须使用阻塞赋值 (=)。
- ② 用always建立组合电路时,用 阻塞赋值 (=)。
- ③用always建立时序电路时,用非阻塞赋值(<=)。
- ④ 在**同一个always块**中同时有**时序**和组合电路时,用非阻塞赋值(<=)。
- ⑤ 在同一个always块中不要既用非阻塞赋值(=)又用阻塞赋值(<=)。
- 6 不要为同一个变量赋值两次赋值。
- Net (1 error)

 [DRC MDRV-1] Multiple Driver Nets:

RS 锁存器

```
1  // 用两个或非门首尾相连
   module RS_latch(
      input logic R,
     input logic S,
     output logic Q);
      logic Qnot;
      nor n1(Q , R, Qnot);
       nor n2(Qnot, S, Q);
10
    endmodule
```





不是所有的综合工具都支持锁存器

Latch


D锁存器

教材P119 HDL例4.21

```
1 : // D锁存器
   module D_Latch (
       input logic enable,
       input logic D,
       output logic Q ); // output reg Q);
6
       always_latch
       // always @(enable, D)
           if(enable) Q <= D;
           //等同于if(enable ==1)
   endmodule
```



不是所有的综合工具都支持锁存器



SystemVerilog

数据类型: logic。代替Verilog中的wire、reg

always语句细化为3种:

• always_comb:表示组合逻辑的过程

• always_latch: 表示锁存逻辑的过程

• **always_ff** : 表示**时序逻辑**的过程

Verilog


```
module flop (input clk,
input [3:0] d,
output reg [3:0] q);
always @(posedge clk)
q <= d;
endmodule
```

SystemVerilog

正边沿触发的 D 触发器

```
正边沿触发的D触发器
 2 	☐ module D(
         input logic clk,
         input logic D,
         output logic Q,
         output logic notQ);
         logic f1, f2, f3, f4, f5, f6;
         assign f1 = {}^{\sim}(f4 \& f2);
10
         assign f2 = {}^{\sim}(f1 \& f5);
         assign f3 = {}^{\sim}(f6 \& f4);
         assign f4 = (f3 \& c1k);
13 :
         assign f5 = {}^{\sim}(f4 \& c1k \& f6);
14 :
         assign f6 = (f5 \& D);
15 :
         assign Q = f1;
16
         assign notQ = f2;
18 ∩ endmodule
```


所有的CPLD和**FPGA**都包含有成千上万的D触发器,且用专门方法实现。



正边沿触发的D触发器仿真

```
// 正边沿触发的D触发器
 2 ─ module D(
         input logic clk,
         input logic D,
         output logic Q,
         output logic notQ);
         logic f1, f2, f3, f4, f5, f6;
         assign f1 = {}^{\sim}(f4 \& f2);
         assign f2 = {}^{\sim}(f1 \& f5);
         assign f3 = ^{\sim} (f6 & f4);
         assign f4 = (f3 \& c1k);
         assign f5 = ^{\sim} (f4 & clk & f6);
         assign f6 = ^{\sim} (f5 & D);
16
         assign Q = f1;
         assign notQ = f2;
18 ← endmodule
```

在每个时钟上升沿,Q被置为D的值





```
timescale lns / lps
    module D_Sim();
        logic clk, D;
        logic Q, notQ;
4 :
5
        //实例化
6
        D DO(c1k, D, Q, notQ);
8
        //产生周期性时钟
9
        always
10
11
        begin
            c1k = 1; #20; c1k = 0; #20;
12
13
        end
14 :
         //产生周期性D信号
15
16
         always
         begin
             D = 1: #50: D = 0: #50:
18
19
         end
                           13 / 21
    endmodule
```





添加仿真变量

1









Verilog 中的4种 循环语句

必须用在 initial 或 always语句中

```
initial 产生8个时钟周期,
每个周期是10个单位时间
clock = 1'b0;
repeat (16)
#5 clock = ~ clock;
end
```

```
integer count;
initial
begin
    count = 0;
    while (count < 64)
     #5 count = count + 1;
end</pre>
```


```
initial 周期=20个单位时间
begin
clock = 1'b0;
forever
#10 clock = ~ clock;
end
```

```
initial
begin
  for (i = 0; i < 8; i = i + 1)
  begin
    // procedural statements
  end
end
15/21</pre>
```

D触发器

```
1 module DFF(input logic clk,
2 input logic d,
3 output logic q);
4 |
5 always_ff @(posedge clk)
6 q <= d;
7 endmodule</pre>
```


```
1   // DFF with asynchronous reset
2   module DFF_reset (
3     input logic clk, reset,
4     input logic d,
5     output logic q );
6     
7     always_ff @(posedge clk, negedge reset)
8         if(reset) q <= 1'b0;
9         else         q <= d;
10   endmodule</pre>
```



```
1 | // DFF with synchronous enable
2 = module DFF_reset_enable(
        input logic clk, reset, enable,
        input logic D,
        output logic Q );
        always @(posedge clk, posedge reset)
            if (reset)
                Q \le 1'b0;
            else if (enable)
                Q \leq D:
            //无需else,表示reset=0时,Q<=Q以前的值
13 △ endmodule
```

D触发器: 有限状态机描述


```
module DFF_FSM (input logic clk, reset, en,
                   input logic d,
                   output logic q );
        logic r reg, r next;
6
        // next-state logic
        always @(*)
            if (en) r next = d;
10
            else
                   r next = r reg;
11
        // DFF
        always @(posedge clk, posedge reset)
            if (reset) r_reg \le 1'b0;
14 ;
            else
15
                  r_reg <= r_next;
16
        // output logic
        always @(*)
18
19 :
            q = r_reg;
    endmodule
```






带有异步置位和清零端的正边沿触发D触发器

```
// 带有置位和清零端的正边沿触发 D 触发器
    module D_cs (input logic clk, clr, set,
                input logic D,
                output logic q, notq);
        assign notq = ^{\sim}q;
        always_ff @(posedge clk, posedge clr, posedge set)
        // always @(posedge clk, posedge clr, posedge set)
        if(set == 1)
            q \le 1;
        else if (c1r == 1)
            q \leq 0;
13 ;
        else
14 ;
15
            q \leq D;
    endmodule
```



Run Implementation 时报错



解决方案1:

直接将 set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SW_IBUF[2]]

保存到约束文件中。


解决方案2:

Report Utilization

Report Power


Schematic

① 打开综合的Schematic



② 在Tcl Console中输入 / 直接将之保存到约束文件中


set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets SW_IBUF[2]]



③ 再次Run Implementation, 保存上述输入到引脚 约束文件中(保存在最后一行)

上边沿触发的 JK 触发器


```
1 | module JK (input logic clk,
                input logic J, K,
                output logic Q, notQ);
         assign notQ = ^{\sim}Q;
         always_ff @(posedge clk)
         // always @(posedge clk)
             case (\{J, K\})
                  2' b_{00}: Q \le Q;
10
                  2' b01: Q <= 1' b0;
                 2' b10: Q \le 1' b1;
                 2' b11: Q \leftarrow Q;
              endcase
15 △ endmodule
```



J	K	Q(t+1)	
0	0	Q(t)	保持
0	1	0	置0
1	0	1	置1
1	1	$\overline{Q}(t)$	取反

带异步reset的上边沿触发的T触发器

```
1 | // T触发器
input logic clk, rst, T,
       output logic Q); // reg Q
       logic DT; //wire DT;
       assign DT = Q \hat{T};
9
       // 实例化 D触发器
                                         rst
       DFF D1(clk, rst, DT, Q);
    endmodule
13
    module DFF(
       input logic clk, rst, D,
15
        output logic Q); //reg Q
16
                                下降沿触发
17
        always_ff @(posedge clk, negedge rst)
18 :
           if(^{\sim}rst) Q \ll 1'b0;
19 :
                                异步rst
           else
                    Q \leq D;
20 🖨
                               放在敏感列表中
21 ! endmodule
```



同步、异步参见教材P117 HDL例4.18

```
14 module DFF(
15 input logic clk, rst, D,
16 output logic Q)://reg Q
17 always_ff @(posedge clk)
18 if(~rst) Q <= 1'b0;
19 else Q <= D;
20 endmodule
21/21
```