
实验3:ALU参考答案



层次化、模块化 设计方法


- : 对于较复杂的组合逻辑电路, 往往不适合用一组方程直接描述。
- **层次化**设计方法: <u>自顶向下</u>对整个设计任务进行分层和分块的划分,

降低每层的复杂度,简化每个模块的功能;


或自底向上地对每个有限复杂度的模块进行实现或调用。

• 模块化设计方法: 将经过设计和验证的能完成一定功能的逻辑电路 封装成为模块, 在后续的设计中都可反复使用。

设计思路



顶层模块




```
1 | module ALU_Top (input logic
                                     CLK100MHZ,
                  input logic [15:0] SW,
                 output logic [15:0] LED,
                 output logic [7:0] AN,
                 output logic [6:0] A2G);
       logic [39:0] wData;
        logic [4:0] wDigit;
        assign LED = SW; // LED
10
11
      ALU a1(.A
                     (SW[3:0]),
12
                     (SW[7:4]),
              . В
13
              .Cin
                     (SW[8]),
14
              .aluSel(SW[15:13]), //M(SW15), $1, S0(SW14, 13)
15
               .data (wData) );
16
17
18
           分时复用数码管显示
       X7Seg x1(.clk (CLK100MHZ),
19
                .data (wData),
20
                .digit(wDigit),
21
                .an (AN));
22
23
        // 单个七段数码管显示
24
       Hex7Seg h1(.x(wDigit), .a2g(A2G));
25
    endmodule
```

单个七段数码管显示模块

```
module Hex7Seg (input logic [4:0] x,
                     output logic [6:0] a2g );
         // a2g format {a, b, c, d, e, f, g}
         always comb
             case(x)
                 5'b000000 : a2g = 7'b00000001; //0
                 5'b00001 : a2g = 7'b1001111; //1
                 5'b00010 : a2g = 7'b0010010; //2
                 5'b00011 : a2g = 7'b0000110; //3
                 5'b00100 : a2g = 7'b1001100; //4
10
                 5'b00101 : a2g = 7'b0100100; //5
11
                 5' b00110 : a2g = 7' b0100000; //6
12
                 5'b00111 : a2g = 7'b0001111; //7
13
                 5'b01000 : a2g = 7'b00000000; //8
14
                 5' b01001 : a2g = 7' b0000100; //9
15
16
                 5'b01010 : a2g = 7'b0001000; //A
                 5'b01011 : a2g = 7'b1100000; //B
17
                 5'b01100 : a2g = 7'b0110001; //C
18
19
                 5' b01101 : a2g = 7' b1000010; //D
                 5'b01110 : a2g = 7'b0110000; //E
20
                 5' b011111 : a2g = 7' b01111000; //F
21
                 5' b10000 : a2g = 7' b0110111; //=
                 5' b10001 : a2g = 7' b1001110; //+
                 5' b10010 : a2g = 7' b11111110; //-
24
                          : a2g = 7'b11111111; //全灭
             default
25
26
           endcase
```

endmodule



数码管分时复用模块

```
module X7Seg (input logic
                                    clk,
                 input logic [39:0] data,
                                                                                        //8个七段数码管的分时显示
                                                                               23
                output logic [4:0]
                                   digit,
                                                                               24
                                                                                        always_comb
                output logic [7:0]
                                    an ):
                                                                                            case(s)
                                                                               25
                                              CLK100MHZ
        logic [19:0] clkdiv;
                                                                                                0: an = 8'b1111 1110;
                                                                               26
        logic [2:0] s;
                                                                                                1: an = 8' b1111_1101;
                                                                               27
        assign s = clkdiv[19:17]:
                                                                                                2: an = 8' b1111_1011;
                                                                               28
 9
                                                                                                3: an = 8'b1111_0111;
                                                                               29
        //8个七段数码管要显示的数据
10
                                                            an
                                                                                                4: an = 8' b1110_11111;
                                                                               30
                                           wData
                                                                wDigit
        always comb
                                                                                                5: an = 8' b1101_1111;
                                                          digit
                                                                               31
                                                   data
            case(s)
                                            40
                                                                                                6: an = 8' b1011_11111;
                                                                               32
               0: digit = data[4:0];
13
                                                                               33
                                                                                                7: an = 8' b0111 11111;
               1: digit = data[9:5];
14
                                                     X7Seg
               2: digit = data[14:10];
15
                                                                               34
                                                                                            endcase
               3: digit = data[19:15];
16
                                                                               35
               4: digit = data[24:20];
                                                                               36
                                                                                        //时钟分频器
               5: digit = data[29:25];
18
                                                                                        always @(posedge clk)
                                                                               37
               6: digit = data[34:30];
19
                                                                                            clkdiv <= clkdiv + 1;
                                                                               38
               7: digit = data[39:35];
20
                                                                                   endmodule
            endcase
```

```
47
                                                                                            48 :
                                                               3' b001: // ===== A AND B
                                               25
    module ALU(input logic [3:0] A,
                                               26
                                                              begin
               input logic [3:0] B,
                                                                  v = A \& B:
                                               27
               input logic
                                    Cin,
                                                                  data[29:25] = \{1'b0, B\}; //B
                                               28
               input logic [2:0] aluSel,
                                                                  data[4:0] = {1'b0, v}: //计算结果
                                               29
               output logic [39:0] data );
                                               30
                                                               end
                                               31
                                                              3' b010: //===== A OR B
                                               32
        logic [4:0] temp;
                                               33
                                                              begin
        logic [3:0] y; //4位计算结果
                                                                  y = A \mid B;
                                               34
                                                                  data[29:25] = \{1'b0, B\}; //B
                                               35
        always comb
10 :
                                                                  data[4:0] = {1'b0, y}; //计算结果
                                               36
        begin
11
                                               37
                                                               end
            //初始化
                                                              3' b011: // ====== A XOR B
                   = {40{1'b<sub>1</sub>}}: // 全灭 39
            data
                                                              begin
            data[39:35] = \{1'b0, A\};
14
                                                                  y = A \hat{B};
            data[14:10] = 5' b10000; // =
15
                                                                  data[29:25] = \{1'b0, B\}; //B
            temp = 5'b00000:
16
                                                                  data[4:0] = {1'b0, y}; //计算结果
                                               43
17
                                                              end
18
            case (aluSel) //M(SW15), S1 (SW14), S0 (SW13)
                                                                                            71
                3' b000: // ====== NOT A
                                                                                            72
                                                                                            73
20
                begin
                                                                                            74
                    v = {}^{\sim}A:
```


data[4:0] = {1'b0, v}: //计算结果

end


```
3' b100: // ===== A + B
               begin
                   temp = \{1'b0, A\} + \{1'b0, B\} + \{4'b0000, Cin\};
                   y = temp[3:0];
                   data[34:30] = 5'b10001;
                                                  // +
                   data[29:25] = \{1'b0, B\};
                                                  //B
                   data[24:20] = 5'b10001:
                                                  // +
                   data[19:15] = \{4'b0000, Cin\};
                                                //Cin
                   data[9:5] = {4'b0000, temp[4]}; //Cout
                                                  //计算结果
                   data[4:0] = \{1'b0, y\};
               end
               3' b101: // A - B 默认A大于B
               begin
                   temp = \{1'b0, A\} - \{1'b0, B\} - \{4'b0000, Cin\};
                   y = temp[3:0];
                   data[34:30] = 5' b10010;
                                                 // -
                   data[29:25] = \{1'b0, B\};
                                                   //B
                   data[24:20] = 5'b10010;
                   data[19:15] = \{4'b0000, Cin\}: //Cin
                   data[9:5] = {4'b00000, temp[4]}; //Cout
                   data[4:0] = \{1'b0, y\};
                                           //计算结果
               end
               3'b110, 3'b111: // 没有运算
                   data = {40{1'b1}}; // 全灭
           endcase
       end // always_comb
76 : endmodule
```

46

RTL 电路图



RTL 电路图



AN_QBUF[1]_inst OBUF AN_OBUF[2]_inst OBUF AN_OBUF(3]_inst AN_OBUF[4]_inst OBUF OBUF AN_OBUF[6]_inst A2G_OBUF[0]_inst A2G_OBUF[1]_inst g0 b0 i 1 1 OBUF g0 b0 i 1 2 g0 b0 i 2 0 A2G_OBUF[2]_inst A2G_OBUF[3]_inst OBUF A2G_OBUF[4]_inst A2G_OBUF[5]_inst A2G_OBUF[6]_inst LED_OBUF[1]_inst OBUF LED_OBUF[2]_inst OBUF OBUF LED_OBUF[4]_inst OBUF LED_OBUF[5]_inst LED_OBUF[6]_inst LED_OBUF[7]_ins SW_IBUF[1]_inst LED_OBUF[8]_inst OBUF LED_OBUF[9]_inst SW IBUFI31 inst OBUF LED_OBUF[10]_inst SW_IBUF[4]_inst LED_OBUF[11]_inst SW_IBUF[5]_inst LED_OBUF[12]_inst LED_OBUF[13]_inst SW_IBUF[7]_inst LED_OBUF[14]_inst SW_IBUF[8]_inst OBUF IBUF SW_IBUF[13]_inst SW_IBUF[14]_inst

"综合"后电路图

已将RTL级电路图的基本逻辑部件映射 到FPGA的部件,即由:查找表**LUT**、 **MUX、触发器、存储器、进位链**等组成。