

SystemVerilog

实验3: 算术逻辑单元










实验2: 七段数码管(分层设计)




```
module Hex7Seg (input logic [3:0] digit,
                  output logic [6:0] a2g);
        // a2g format {a, b, c, d, e, f, g}
        always comb
5
            case (digit)
6
               'h0: a2g = 7'b00000001;
               'h1: a2g = 7'b1001111:
               'h2: a2g = 7'b0010010;
               'h3: a2g = 7'b0000110:
10
               'h4: a2g = 7'b1001100;
11
               'h5: a2g = 7'b0100100;
12
               'h6: a2g = 7'b01000000;
13
               'h7: a2g = 7'b00011111;
14
               'h8: a2g = 7'b00000000;
15
               'h9: a2g = 7'b0000100;
16
            default: a2g = 7'b0000001; //0
17
18
            endcase
19 endmodule
```


```
module x7seg (input logic [31:0] data,
                 input logic
                                   clk,
                input logic
                                   clr.
                output logic [6:0] a2g,
                output logic [7:0] an, //数码管使能
                output logic
                                   dp ): //小数点
       logic [2:0] s; //选择哪个数码管
       logic [3:0] digit;
       logic [19:0] clkdiv;
10
11
       //实例化 7段数码管
12
13 :
       Hex7Seg H7(.digit(digit), .a2g(a2g));
14
                             // DP off
15
       assign dp = 1;
       assign s = clkdiv[19:17];// 190Hz
16
17
       //4个数码管 4选1 (MUX44)
18
       always comb
19
           case(s)
20
               0: digit = data[3:0];//SW[3:0]
               1: digit = data[7:4];//SW[7:4]
22
```


```
1 : module x7seg_Top(
                            CLK100MHZ,
        input logic
        input logic [15:0] SW.
        output logic [6:0]
                            A2G,
        output logic [7:0]
5
                            AN.
        output logic
                            DP );
        x7seg X7(.data({16'h1234, SW}),
                 .clk (CLK100MHZ),
9
                 .clr(1'b0),
10
                 . a2g (A2G),
11
                 .an (AN).
12
                 . dp (DP) ):
13
14 endmodule
```

模块实例化

模块名称 实例名(父模块与子模块之间端口信号关联方式)








模块实例化

模块名称 实例名(父模块与子模块之间端口信号关联方式)



```
1 module x7seg(input logic [15:0] data,
2 input logic clk,
3 input logic clr,
4 output logic [6:0] a2g,
5 output logic [3:0] an,
6 output logic dp);
```

```
1 module Hex7Seg (input logic [3:0] digit,
2 output logic [6:0] a2g);
```

位置关联法

```
//实例化 7段数码管 x7Seg
Hex7Seg H7(digit, a2g);
```

```
module x7seg_Top(
        input logic
                          CLK100MHZ,
        input logic [0:0] SW,
        output logic [6:0] A2G,
        output logic [3:0] AN,
        output logic DP);
        logic [15:0] x;
        assign x = 'h1234; //test value
10
        x7 seg X7(.data(x),
11
                .clk (CLK100MHZ),
                .clr (SW[0]),
                 .a2g (A2G),
                 . an (AN),
             称.dp (DP));
16
17 : endmodule
```

4/16

实例化 注意事项

- 端口较少时用**位置关联法,名称关联法**可不考虑端口排列次序。
- 不能混合使用位置关联法、名称关联法。
- 允许某些端口不连接(空白)。综合时,输入端口置高阻态,输出端口没使用。
- 模块只能以实例化的方式嵌套在其它模块内,不能在always内嵌套。
- 实例化的模块可以是:设计文件(Verilog, VHDL...)、元件库元件、IP核。

always 语句

```
1 | module GoSoccer2(
 input logic SWO, SW15,
 output logic LEDO, LED8, LED15);
 // 无条件赋值
8 : endmodule
```

```
并 \int B <= A C <= B + 1
```

```
1 | module GoSoccer_always(
                                                    2 input logic SWO, SW15,
                                                    3; output logic LEDO, LED8, LED15);
                                                    8: begin //有无条件赋值

      事
      B = A

      10
      LED0 = SW0;

      LED15 = SW15;
      LED8 = SW0 & SW15;


                                                   13 : endmodule
```

ALU: 算术逻辑单元

将多种算术和逻辑运算组合到一个单元内。

Simulation

Run Post-Implementation Timing Simulation



ALU中的运算和逻辑操作					
aluSel(2:0)	函数	输出			

aluSel(2:0)	函数	输出
000	传递 a	a
001	加法	a + b
010	减法1	a-b
011	减法2	b-a
100	取反	Not $oldsymbol{a}$
101	与	$oldsymbol{a}$ and $oldsymbol{b}$
110	或	$m{a}$ OR $m{b}$
111	异或	$_{7}$ $a_{_{\! 1}}$ XOR b

	Run Simulation	
		Run Behavioral Simulation
> F	RTL ANALYSIS	Run Post-Synthesis Functional Simul
		Run Post-Synthesis Timing Simulatio
> 5	SYNTHESIS	Run Post-Implementation Functional

> IMPLEMENTATION


ALU

4位ALU

```
module ALU4(
        input logic [2:0] alusel, // input wire [2:0] alusel,
        input logic [3:0] a,
                                // input wire [3:0] a,
        input logic [3:0] b.
                                // input wire [3:0] b,
        output logic nf,
                                 // output reg nf, 负数标志
                                   // output reg zf, 零标志
        output logic zf,
6 :
                                   // output reg cf, 进位标志
        output logic cf,
                            // output reg ovf,溢出标志
        output logic ovf,
8 :
        output logic [3:0] y ); // output reg [3:0] y );
9 :
10 ;
                                 // reg [4:0] temp;
        logic [4:0] temp;
11
12
                                                         \boldsymbol{a}
        always comb
13
        begin
14
            cf = 0;
15
                                                 nf ←
                                                                               aluSel(2:0)
            ovf = 0:
16
                                                  zf ←
                                                                ALU
                                                  ovf ←
17
            temp = 5'b00000;
                                                    cf ◆
            case (aluse1)
18
                3'b000: y = a: // 传递a
19
                                                                4
                3' b001:
                          //a + b
20
                   begin
21
                       temp = \{1'b0, a\} + \{1'b0, b\};
                       y = temp[3:0];
23
                       cf = temp[4];
24
                       ovf = y[3] \hat{a}[3] \hat{b}[3] \hat{c}f;
25
26
                    end
```

```
3' b010:
                                    //a - b
27
                      begin
28
                           temp = \{1'b0, a\} - \{1'b0, b\}:
29
                           y = temp[3:0];
30
                           cf = temp[4];
31
                           ovf = y[3] \hat{a}[3] \hat{b}[3] \hat{c}f;
32
33
                      end
                            //b - a
                  3' b<mark>011</mark>:
34
35
                      begin
                           temp = \{1'b0, b\} - \{1'b0, a\};
36
                           y = temp[3:0];
37
                           cf = temp[4]:
38
                           ovf = y[3] \hat{a}[3] \hat{b}[3] \hat{c}f;
39
40
                      end
                  3' b100: y = a; // NOT a
41
                  3' b101: y = a \& b; // a AND b
42
                  3' b110: y = a \mid b; // a OR b
43
                  3' b111: y = a \cdot b; // a XOR b
44
                  default: y = a;
45
46
             endcase
             nf = y[3];
47
             if(y==4'b0000) zf = 1;
48
                              zf = 0:
             else
49
50
         end
                                               8/16
    endmodule
```

仿真



非法值X、浮空值Z


Value 010 010 **W** a[3:0] 0011 0001 0011 1111 0010 0001 0111 0001 **b**[3:0] 0011 0001 **V**[3:0] XXXX

- X: 同时被0、1驱动
 - 可能值: 0、1、或中间任意值
 - **危害**: 可能因**竞争**使得电路发热并损坏
 - 结论: 必须避免!
 - 注意: 在真值表中X表示无关项, 在电路中表示非法值

A = 1 B = 0

- Z: 高阻态。既没有被1驱动,也没有被0驱动
 - 可能值: 0、1、或中间任意值
 - 原因: 忘记将电压连接到输入端。

也可能是电路的需要,如三态缓冲器。




E	Α	Y
0	0	Z
0	1	Z
1	0	0
1	1	1





10 /16

三态门缓冲器 Tristate Buffer

使能端








Ē	Α	Y
0	0	0
0	1	1
1	0	Z
1	1	Z

- 输出有:逻辑1、逻辑0、高阻抗
- 当E有效(如,逻辑1)时,输出取决于输入
- 当E无效(如,逻辑0)时,输出高阻抗,即属于与后面连接的电路断开

常用于多个信号共享一条总线



数值的表示

number	stored value	comment
5'b11010	11010	
5'b11_010	11010	_ ignored
5'032	11010	
5'h1a	11010	
5'd26	11010	
5'b0	00000	0 extended
5'b1	00001	0 extended
5'bz	ZZZZZ	z extended
5'bx	xxxxx	x extended
5'bx01	xxx01	x extended
-5'b00001	11111	2's complement of 00001
'b11010	000000000000000000000000000000000000000	extended to 32 bits
'hee	0000000000000000000000011101110	extended to 32 bits
1	000000000000000000000000000000000000000	extended to 32 bits
-1	111111111111111111111111111111111111	extended to 32 bits

常用运算符

operation	symbol	description
Arithmetic	+ - * / % **	addition subtraction multiplication division modulus exponentiation
Shift	>> << >>> <<<	logical right shift logical left shift arithmetic right shift arithmetic left shift
Relational	> < >= <=	greater than less than greater than or equal to less than or equal to
Reduction	& ^	reduction and reduction or reduction xor

operation	symbol	description
Equality	== != === !===	equality inequality case equality case inequality
Logical	! && 	logical negation logical and logical or
Bitwise	~ & ^	bitwise negation bitwise and bitwise or bitwise xor
Concatenation	{ } { { } }	concatenation replication
Conditional	?:	conditional 13/16

bitwise and Logical operation examples

а	b	a&b	a b	a <mark>&&</mark> b	a b
0	1	0	1	O (false)	1 (true)
000	000	000	000	O (false)	O (false)
000	001	000	001	O (false)	1 (true)
011	001	001	011	1 (true)	1 (true)