
实验2: 七段LED数码管








NEXYS 4




通过USB供电、编程以及串口监视,只需1根USB线




Nexys4 DDR 特点

- 10/100 Ethernet PHY
- 128Mib DDR2
- SD卡插槽(可用来存储FPGA程序)
- Micro USB接口(UART和编程口共用)
- USB HID主机接口 (鼠标、键盘)
- Digilent USB-JTAG port for FPGA programming & communication
- 4个Pmod接口、Pmod for XADC signals
- USB HID Host for mice, keyboards and memory sticks
- PWM (Pulse Width Modulation)音频输出
- PDM (脉冲密度调制) 数字麦克风
- 基本IO: 16路拨码开关、16路LED、8路七段LED数码管 2个RGB 三色 LED、5个按钮




- 12位VGA接口
- 温度传感器
- 串行Flash
- 3轴加速度计

Pmod接口*



带16个按键的键盘



96x64,16位色彩分辨率RGB OLED屏



带有并行接口的字符型LCD⁵

XC7A100T

Artix-7, Spartan-7, Kintex-7, Virtex-7

Artix-7是 7系列 中低成本系列芯片,

面向成本敏感型应用FPGA,具有目前最低的成本和功耗优势,特别适用于消费类电子以及手持和便携设备。




Xilinx(赛灵思)公司

XC7A100T是Artix-7系列中资源比较丰富的一款芯片


- 15,850 logic slices, each with four 6-input LUTs and 8 flip-flops
- 4,860 Kbits快速随机存储器RAM
- Six clock management tiles, each with phase-locked loop (PLL)
- 内部时钟速度超过450 MHz
- 240 DSP(数字信号处理) slices(切片)
- 片上模数转换器(XADC)

FPGA 现场可编程门阵列

- FPGA: 可由用户现场进行编程的大规模电路。
- FPGA是80年代中期发展起来的一种可编程的。
- 特点:
 - 保密性强
 - 体积小
 - 可靠性高




通用FPGA结构图




LE: 逻辑单元

LUT: Look-up Table





Altera's Cyclone IV LE






XC7A100T






1 LEDs + Switches



当一个正向电流通过发光二极管(LED)时,LED就会发光。


FPGA的I/O引脚有2种方式点亮LED:


- ① LED右端V₁接地
 - 点亮LED, V₂端为高电平(<u>1</u>)
 - 熄灭LED, V₂端为低电平(0)
- ② LED左端V₂接恒定电压
 - 点亮LED, V₁端为低电平(0)
 - 熄灭LED, V₁端为高电平(1)





例:点亮LED






```
Nexys4DDR_Master.xdc
                                                                                                               ? 🗆 🖸 X
    1 : ##Switches
 2 set_property -dict { PACKAGE_PIN J15
                                          IOSTANDARD LVCMOS33 | [get_ports
                                                                          SW[0] \ ]; #IO_L24N_T3_RSO_15 Sch=sw[0]
 3 set property -dict { PACKAGE PIN L16
                                          IOSTANDARD LVCMOS33 }
                                                             [get ports { SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
                                          IOSTANDARD LVCMOS33 } [get ports
 4 set property -dict { PACKAGE PIN M13
                                                                          { SW[2] }]; #IO L6N TO D08 VREF 14 Sch=sw[2]
 5 set_property -dict { PACKAGE_PIN R15
                                          IOSTANDARD LVCMOS33 } [get ports
                                                                         {\SW[3]}; #IO_L13N_T2_MRCC_14 Sch=sw[3]
 6 :
 8 set_property -dict { PACKAGE_PIN H17
                                         IOSTANDARD LVCMOS33 } [get_ports / LED[0] N; #IO_L18P_T2_A24_15_Sch=1ed[0]
 9 | set_property -dict { PACKAGE_PIN K15
                                         IOSTANDARD LVCMOS33 } [get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
                                         IOSTANDARD LVCMOS33 } [get_ports { LED[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
10 | set property -dict { PACKAGE PIN J13
                                          IOSTANDARD LVCMOS33 } [get_ports
                                                                          LED[3] / ; #10_L8P_T1_D11_14 Sch=1ed[3]
11 | set_property -dict { PACKAGE_PIN N14
```




② Buttons 示例代码




```
| The content of the
```

ColorLED

③ Tri-Color LEDs 代码








七段数隔号鲁

④ 七段LED数码管


① 共阳极

- **NEXYS4 (DDR)**
- 点亮,引脚输出为低电平(0)
- 熄灭, 引脚输出为高电平(1)
- ② 共阴极



ANO..7取反了


Both the ANO..7 and the CA..AG/DP signals are driven low when active.




七段数码管-方案1

共阳极

- 点亮,引脚输出为低电平(0)
- 熄灭, 引脚输出为高电平(1)





```
module SevenSegLED
           logic [3:0] SW,
    input
           logic [3:0] AN,
                             //使能
    output
                       DP,
                             //小数点
           logic
    output
    output logic [6:0] A2G);
    assign AN = 4'b0000;// 右侧4个全亮
    assign DP = 1;
                       // DP off
    // A2G format {a, b, c, d, e, f, g}
    always_comb
       case (SW)
            'h0: A2G = 7'b0000001;
            'h1: A2G = 7'b10011111;
            'h2: A2G = 7'b0010010;
           'h3: A2G = 7'b0000110;
           'h4: A2G = 7'b1001100;
           'h5: A2G = 7'b0100100;
           'h6: A2G = 7'b0100000;
           'h7: A2G = 7' b0001111:
           'h8: A2G = 7'b00000000;
    译
           'h9: A2G = 7'b0000100:
    码
           'hA: A2G = 7'b0001000;
           'hB: A2G = 7'b1100000;
           'hC: A2G = 7'b0110001;
           'hD: A2G = 7'b1000010;
           'hE: A2G = 7'b0110000;
           'hF: A2G = 7'b0111000:
        default: A2G = 7'b0000001; //0
        endcase
endmodule
```

7SegmentLED

七段数码管-方案1



都显示同一个数字?

```
Nexys4DDR_Master.xdc
                                                                                                                  ? 🗆 🖸 X
                 X
                                                                                                                               13
                            1  ##Switches
                                                                                                                              15
                                            IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; #IO_L24N_T3_RSO_15 Sch=sw[0]
    set_property -dict { PACKAGE_PIN J15
                                           IOSTANDARD LVCMOS33 } [get ports { SW[1] }] / #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
    set property -dict { PACKAGE PIN L16
                                                                                                                              16
                                           IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
    set property -dict { PACKAGE PIN M13
                                           IOSTANDARD LVCMOS33 } [get ports { SW[3], }]; #IO L13N T2 MRCC 14 Sch=sw[3]
    set property -dict { PACKAGE PIN R15
                                                                                                                              18
                                                                                                                              19
    ##7 segment display
                                                                                                                              20
                                            IOSTANDARD LVCMOS33 } [get ports { A2G[6] }]; #IO L24N T3 A00 D16 14 Sch=ca
    set property -dict { PACKAGE PIN T10
                                            IOSTANDARD LVCMOS33 } [get_ports { A2G[5] }]; #IO 25 14 Sch=cb
    set property -dict { PACKAGE PIN R10
    set_property -dict { PACKAGE PIN K16
                                            IOSTANDARD LVCMOS33 } [get ports { A2G[4] }]; #IO 25 15 Sch=cc
     set property -dict { PACKAGE PIN K13
                                            IOSTANDARD LVCMOS33 } [get ports { A2G[3] }]; #IO L17P T2 A26 15 Sch=cd
    set property -dict { PACKAGE PIN P15
                                            IOSTANDARD LVCMOS33 } [get ports { A2G[2] }]; #IO L13P T2 MRCC 14 Sch=ce
                                                                                                                              24
    set property -dict { PACKAGE PIN T11
                                            IOSTANDARD LVCMOS33 } [get ports { A2G[1] }]; #IO L19P T3 A10 D26 14 Sch=cf
    set_property -dict { PACKAGE PIN L18
                                            IOSTANDARD LVCMOS33 } [get_ports { A2G[0] }]; #IO_L4P_T0_D04_14 Sch=cg
                                                                                                                              26
                                            IOSTANDARD LVCMOS33 } [get ports { DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
    set property -dict { PACKAGE PIN H15
    set_property -dict { PACKAGE_PIN_J17
                                            IOSTANDARD LVCMOS33 } [get ports { AN[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
    set_property -dict { PACKAGE_PIN J18
                                            IOSTANDARD LVCMOS33 } [get ports { AN[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
                                                                                                                              28
                                            IOSTANDARD LVCMOS33 } [get_ports { AN[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
18 set_property -dict { PACKAGE_PIN T9
                                                                                                                              29
19 set property -dict { PACKAGE PIN J14
                                           IOSTANDARD LVCMOS33 } [get ports { AN[3] }]; #IO L19P T3 A22 15 Sch=an[3]
```

```
module SevenSegLED
            logic [3:0] SW.
    input
           logic [3:0] AN,
                              //使能
    output
                        DP,
                              //小数点
            logic
    output
    output logic [6:0] A2G):
    assign AN = 4' b0000; // 右侧4个全亮
    assign DP = 1;
                        // DP off
       A2G format \{a, b, c, d, e, f, g\}
    always_comb
        case (SW)
            'h0: A2G = 7'b0000001:
            'h1: A2G = 7'b1001111:
            'h2: A2G = 7'b0010010:
            'h3: A2G = 7'b0000110:
            'h4: A2G = 7'b1001100:
            'h5: A2G = 7' b0100100:
            'h6: A2G = 7' b0100000:
            'h7: A2G = 7' b0001111:
            'h8: A2G = 7' b00000000:
            'h9: A2G = 7'b0000100:
     码
            'hA: A2G = 7'b0001000;
            'hB: A2G = 7'b1100000;
            'hC: A2G = 7'b0110001:
            'hD: A2G = 7'b1000010;
            'hE: A2G = 7'b0110000:
            'hF: A2G = 7'b0111000:
        default: A2G = 7'b0000001: //0
        endcase
endmodule
```

Hex7Seg

7段数码管 - 方案2


```
顶层文件
    module Hex7Seg_Top(
        input logic [3:0]SW,
        output logic [6:0]A2G,
        output logic [3:0]AN,
        output logic DP);
 5
        assign AN = 4'b0000;
                             ! // 右侧4个亮
        assign DP = 1;
                              // all dp off
9
        // 实例化 7段数码管
10
       Hex7Seg S7(.data(SW), .a2g(A2G));
11
    endmodule
```

```
data \frac{4}{\sqrt{}} Hex7Seg \frac{7}{a2g}
```

```
module Hex7Seg(
               logic [3:0] data,
        input
        output logic [6:0] a2g);
          assign AN = 4'b0000;// 右侧4个全亮
 5 🗩 //
          assign DP = 1; // DP off
        // a2g format {a, b, c, d, e, f, g}
        always_comb
 9 !
            case (data)
10
                'h0: a2g = 7'b0000001;
                'h1: a2g = 7'b10011111;
                'h2: a2g = 7'b0010010;
13
                'h3: a2g = 7'b0000110;
14
          16
                'h4: a2g = 7'b1001100;
15
          进
                'h5: a2g = 7'b0100100;
16
                'h6: a2g = 7'b0100000;
17
                'h7: a2g = 7'b00011111;
18
          段
                'h8: a2g = 7'b00000000:
19
                'h9: a2g = 7'b0000100;
20
                'hA: a2g = 7'b0001000;
21
          码
                'hB: a2g = 7'b1100000;
                'hC: a2g = 7'b0110001;
                'hD: a2g = 7'b1000010;
24
                'hE: a2g = 7'b0110000;
25
                'hF: a2g = 7'b0111000;
26
            default: a2g = 7'b0000001; //0
27
            endcase
28
    endmodule
```

七段数码管 - 方案3


```
assign AN = 4'b<mark>1101</mark>; 只显示右侧第2个
```





```
module SevenSegLED(
                logic [3:0] SW,
        input
        output logic [3:0] AN,
                                  //使能
                logic
                            DP,
                                  //小数点
        output
        output logic [6:0] A2G);
        assign AN = 4'b
                            ;// 只点亮右侧第2
        assign DP = 1;
        // A2G format {a, b, c, d, e, f, g}
 9
        always comb
10
            case (SW)
11
                'h0: A2G = 7'b0000001;
12
                'h1: A2G = 7'b1001111;
13
                'h2: A2G = 7'b0010010:
14
                'h3: A2G = 7'b0000110;
15
                'h4: A2G = 7' b1001100;
16
                'h5: A2G = 7'b0100100:
17
                'h6: A2G = 7'b0100000;
18
                'h7: A2G = 7' b00011111:
19
                'h8: A2G = 7'b00000000;
20
                'h9: A2G = 7'b0000100:
21
                'hA: A2G = 7'b0001000;
22
                'hB: A2G = 7'b1100000;
23
                'hC: A2G = 7'b0110001;
24
                'hD: A2G = 7' b1000010;
25
                'hE: A2G = 7'b0110000;
26
                'hF: A2G = 7'b0111000;
27
28
            default: A2G = 7'b0000001; //0
            endcase
29
   : endmodule
```

mux7seg

方案4: 复用七段数码管









拨码开关控制哪个数码管亮

```
SW[3] SW[2] SW[1] SW[0]
                                 s[1]
                                         s[0]
  0
                  0
                                          0
                                  0
          0
  0
                  1
                          0
                                  \mathbf{0}
                  0
  0
                          0
                                          0
                  0
          0
                          0
                                          1
```

```
mux7seg
                       mux44
x[15:12] \longrightarrow d
 x[11:8] \longrightarrow c
                                        digit[3:0]
                                                     Hex7Seg
                                                                               a to g[6:0]
  x[7:4] \longrightarrow b
   x[3:0] \longrightarrow a
                     s[1:0]
                         SW2s
                                                                             \rightarrow an[3:0]
                                      SW[3:0]
```

```
module mux7seg(input logic [3:0] SW,
                output logic [6:0] A2G,
                output logic [3:0] AN,
                output logic
                                   DP):
    logic [15:0] x;
    logic [3:0] digit;
    assign x = h1234;
    assign AN = ^{\sim}SW;
    assign DP = 1; //DP \ off
    logic [1:0] s;
    assign s[1] = SW[2] \mid SW[3];
    assign s[0] = SW[1] \mid SW[3];
    //4位 4选1 MUX: mux44
    always comb
        case(s)
            0: digit = x[3:0];
            1: digit = x[7:4];
            2: digit = x[11:8];
            3: digit = x[15:12];
            default: digit = x[3:0];
        endcase
    //实例化 7段数码管
    Hex7Seg s7(.x(digit), .a2g(A2G));
```

10

14

15

16

19

20

25

26

27


28


endmodule

手工复用

VS


分时复用














用clk快速、反复代替SW[3:0]



23

endcase

方案5:分时显示

```
module x7seg (input logic [15:0] data,
                                                                                                       //4个数码管的使能
                                                                                              25
                                        clk,
                   input
                          logic
                                                                                              26
                                                                                                      always comb
                   input logic
                                        clr,
                                                           716 616 516 516 316 216 116 016 (VIS) (VIS) (VIS) (VIS) (VIS) (VIS) (VIS) (VIS) (VIS) (VIS)
                                                                                                           case(s)
                   output logic [6:0]
                                        a2g,
                                                                                                               0: an = 4' b1110:
                                       an, //数码管使能
                   output logic [3:0]
                                                                                                               1: an = 4' b1101:
                                       dp ); //小数点
                   output logic
                                                                                                                   an = 4'b1011:
                                                                                                               3: an = 4' b_{0111}:
                                                          4个七段数码管分别显示,
        logic [1:0] s; //选择哪个数码管
                                                                                                               default: an = 4'b1110:
        logic [3:0] digit:
                                                           每个数字每秒刷新190次
                                                                                              33
                                                                                                           endcase
        logic [19:0] clkdiv;
                                                                                              34
                                                                                              35
        assign dp = 1; //DP \ off
                                                                                              36
        assign s = c1kdiv[19:18]://190Hz
13
                                                                                                         if(c1r == 1) c1kdiv \leq 0;
14
                                                                                              38
                                                                                                         else
15
        //4个数码管 4选1 (MUX44)
                                                                   mux44
                                                                                              39
        always comb
                                                  x[15:12] -
16
                                                                                                      //实例化 7段数码管
                                                   x[11:8]
                                                                                      a to g[6:0]
17
            case(s)
                                                                              hex7seg
                                                    x[7:4]
                 0: digit = data[3:0]:
18
                                                    x[3:0]
                                                                                              42 endmodule
                 1: digit = data[7:4];
19
                                                                           ancode
                                                                  s[1:0]
                     digit = data[11:8];
20
                                                                                      an[3:0]
                                                                          s[1:0] an[3:0]
                 3: digit = data[15:12];
                 default: digit = data[3:0];
```

// 时钟分频器(20位二进制计数器)

```
always @(posedge clk, posedge clr)
               clkdiv <= clkdiv + 1;
```

Hex7Seg H7(.digit(digit), .a2g(a2g));

方案5:分时显示

```
module x7seg (input logic [15:0] data,
                input logic
                                   clk,
                input logic
                                   clr,
                output logic [6:0] a2g,
                output logic [3:0] an, //数码管使能
                                  dp ); //小数点
                output logic
       logic [1:0] s; //选择哪个数码管
       logic [3:0] digit;
       logic [19:0] clkdiv;
       assign dp = 1:
                       // DP off
       assign s = clkdiv[19:18];// count every 10.4ms
       //4个数码管 4选1 (MUX44)
       always comb
16
           case(s)
              0: digit = data[3:0];
               1: digit = data[7:4];
              2: digit = data[11:8];
              3: digit = data[15:12];
              default: digit = data[3:0];
           endcase
```

```
module x7seg_Top(
        input logic
                          CLK100MHZ,
3
        input logic [0:0] SW,
        output logic [6:0] A2G,
                                     顶层文件
        output logic [3:0] AN,
5
        output logic DP);
6
        logic [15:0] x;
8
        assign x = h1234; //test value
9
10
        x7 seg X7(.data(x),
                .clk (CLK100MHZ),
                .clr (SW[0]),
13
                 .a2g (A2G),
14
                 . an (AN),
15
                 . dp (DP));
16
    endmodule
                                                26
```


方案5:分时显示

约束文件

1 module x7seg_Top (

CLK100MHZ, input logic 1 : ## Clock signal logic [0:0] SW, nput IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ } ; #IO_L12P_T1_MRCC_35 Sch=c1k100mhz set property -dict { PACKAGE PIN E3 butput logic [6:0] A2G, create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {CLK100MHZ}]; butput logic [3:0] AN, ##Switches IOSTANDARD LVCMOS33 } [get_ports { SW[0] }]; #IO_L24N_T3_RSO_15 Sch=sw[0] set_property -dict { PACKAGE_PIN J15 DP): butput logic IOSTANDARD LVCMOS33 } [get ports { SW[1] }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1] #set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get_ports { SW[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2] #set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { SW[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3] #set_property -dict { PACKAGE_PIN R15 logic [15:0] x: ##7 segment display set property -dict { PACKAGE PIN T10 IOSTANDARD LVCMOS33 } [get ports { A2G[0] }]; #IO L24N T3 A00 D16 14 Sch=ca assign x = 'h1234: //test value [get ports { A2G[1] }]; #IO 25 14 Sch=cb set property -dict { PACKAGE PIN R10 IOSTANDARD LVCMOS33 } set property -dict { PACKAGE PIN K16 IOSTANDARD LVCMOS33 } [get ports { A2G[2] }]; #IO 25 15 Sch=cc set property -dict { PACKAGE PIN K13 IOSTANDARD LVCMOS33 } [get_ports { A2G[3] }]; #IO_L17P_T2_A26_15 Sch=cd $x7 \operatorname{seg} X7(.\operatorname{data}(x))$ IOSTANDARD LVCMOS33 } [get_ports { A2G[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce set property -dict { PACKAGE PIN P15 IOSTANDARD LVCMOS33 } [get ports { A2G[5] }]; #IO L19P T3 A10 D26 14 Sch=cf set property -dict { PACKAGE PIN T11 .clk (CLK100MHZ), IOSTANDARD LVCMOS33 } [get ports { A2G[6] }]; #IO L4P TO D04 14 Sch=cg 18 set property -dict { PACKAGE PIN L18 set_property -dict { PACKAGE_PIN H15 IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp .clr (SW[0]),set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { AN[IOSTANDARD LVCMOS33 } [get_ports { AN set_property -dict { PACKAGE_PIN J18 .a2g (A2G), IOSTANDARD LVCMOS33 } [get_ports { AN[22 set_property -dict { PACKAGE PIN T9 (AN), set_property -dict { PACKAGE PIN J14 IOSTANDARD LVCMOS33 } [get ports { AN[24 | set_property -dict { PACKAGE_PIN P14 IOSTANDARD LVCMOS33 } [get ports { AN[(DP)): . dp IOSTANDARD LVCMOS33 } [get_ports { AN[set property -dict { PACKAGE PIN T14 set property -dict { PACKAGE PIN K2 IOSTANDARD LVCMOS33 } [get ports { AN 27 bdule 27 | set property -dict { PACKAGE PIN U13 IOSTANDARD LVCMOS33 } [get ports { AN[7] }]; #IO L23N T3 AO2 D18 14 Sch=an[7]

方案5:分时显示



Top 与板子相连



时钟分频器

q(i)	频率 Hz	周期 ms	q(i)	频率 Hz	周期 ms
In	100M	0.000 01	12	12 207.03	0.081 92
0	50M	0.000 02	13	6 103.52	0.163 84
1	25M	0.000 04	14	3 051.76	0.327 68
2	12.5M	0.000 08	15	1 525.88	0.655 36
3	6.25M	0.000 16	16	762.94	1.310 72
4	3.125M	0.000 32	17	381.47	2.621 44
5	1.5625M	0.000 64	18	190 .73	5 .242 88
6	781.25K	0.001 28	19	95.37	10.485 76
7	390.625K	0.002 56	20	47.68	20.010 24
8	195.3125K	0.005 12	21	23.84	41.943 04
9	97 656.25	0.010 24	22	11.92	83.886 08
10	48 828.13	0.020 48	23	5.96	167.772 16
11	24 414.06	0.040 96	24	2.98	335.544 32


```
1 module clkdiv(
      input mclk,
      input clr,
      output clk190, //190Hz
      output clk48);// 48Hz
      reg [24:0] q; //25位计数器
      always @(posedge mclk or posedge clr)
      begin
10
        if(clr==1)
12
           q \le 0;
        else
13
           q \le q + 1;
15
      end
16
      assign clk190 = q[18];
      assign clk48 = q[20];
18
   endmodule
```

blinkLED

闪烁的LED

q(i)	频率 Hz	周期 ms	q(i)	频率 Hz	周期 ms
In	100M	0.000 01	12	12 207.03	0.081 92
0	50M	0.000 02	13	6 103.52	0.163 84
1	25M	0.000 04	14	3 051.76	0.327 68
2	12.5M	0.000 08	15	1 525.88	0.655 36
3	6.25M	0.000 16	16	762.94	1.310 72
4	3.125M	0.000 32	17	381.47	2.621 44
5	1.5625M	0.000 64	18	190 .73	5 .242 88
6	781.25K	0.001 28	19	95.37	10.485 76
7	390.625K	0.002 56	20	47.68	20.010 24
8	195.3125K	0.005 12	21	23.84	41.943 04
9	97 656.25	0.010 24	22	11.92	83.886 08
10	48 828.13	0.020 48	23	5.96	167.772 16
11	24 414.06	0.040 96	24	2.98	335.544 32

```
1 module blinkLED(
2 input logic CLK100MHZ,
3 output logic [1:0] LED );
4
5 logic [30:0] blinkCount;
6
7 always @(posedge CLK100MHZ)
8 blinkCount <= blinkCount + 1;
9
10 assign LED[0] = blinkCount[25]; //Slow assign LED[1] = blinkCount[24]; //Fast
12 endmodule</pre>
```



参考资料



Nexys4-DDR_Reference Manual.pdf



Nexys4-DDR_sch.PDF



lab1 Vivado Design Flow.pdf



lab1 Vivado Design Flow.zip

引脚约束文件 • Nexys4DDR_Master.xdc

https://www.xilinx.com/

https://china.xilinx.com/

PmodKYPD

*扩展模块 PmodKYPD

a 16 button keypad


Decoder Behavior

The Decoder determines which key, if any, was pressed on the PmodKYPD by cycling through each column pin with a logic low. After the Decoder sets a **column pin low**, it checks for **a logic low in the row pins**. A low in a row pin signifies that a button has been pressed. Once the Decoder has both the row and column of the key, it can determine the corresponding **value** to output to the **DisplayController**. The decoder will change columns every **1ms** in its cycle.



DisplayController Behavior

The DisplayController is used to display the output of the Decoder onto the seven segment display on a Nexys4 board. In this project only the rightmost digit on the seven segment display is used. Before any key was pressed, the seven segment display shows a '0' on the rightmost digit. The keypad is represented in hex values.



keyboard

*USB Keyboard

1) Initial state

Initially, the 7 segment display will show all 0's.

2) Key Press

When a button is pressed, the value of the scan code will shift onto the 7 segment display. In the picture, 'a' is pressed, so a scan code of "1C" is displayed.

3) Key Release

When the 'a' key is released, a scan code of "F01C" is shifted onto the 7 segment display. The initial scan code of "1C" is shifted to the left display.

4) Multi key press

When multiple keys are pressed their scan codes are shifted in order. In this case, Q ("15") was pressed, followed by W ("1D").






Figure 9. Keyboard scan codes.