
SystemVerilog

实验12: ROM + RAM







ROMs

方法1:数据直接写到代码中

```
module ROM_asynRead(
                                                                         module ROM_synRead (input logic clk,
        input logic [2:0] addr,
                                                                                            input logic [2:0] addr,
        output logic [7:0] data);
                                                                                            output logic [7:0] data);
                                                                             logic [2:0] addr_reg;
                                                                             always_ff @(posedge clk)
                                                                     5
                                                                                addr reg <= addr;
                                                                     6
        always_comb
                                        // image ROM
                                                                             always comb
                                                                                                             // image ROM
            case (addr)
                                                                                case (addr reg)
                                                                     9
                3'h0: data = 8'b0011 1100; //
                                                                                    3' h0: data = 8' b0011 1100; //
                                                                    10
                3' h1: data = 8' b0111 1110; // *****
                                                                                    3'h1: data = 8'b0111_1110; // *****
                3'h2: data = 8'b1111 1111; // ******
                                                                                    3'h2: data = 8'b1111 1111; // ******
                                                                    12
                3'h3: data = 8'b1111 1111; // ******
                                                                                    3'h3: data = 8'b1111 1111; // ******
                                                                    13
                3'h4: data = 8'b1111_1111; // ******
                                                                                    3' h4: data = 8' b1111_1111; // ******
                                                                    14
               3' h5: data = 8' b1111_1111; // ******
15
                                                                                    3' h5: data = 8' b1111_1111; // ******
                                                                    15
               3' h6: data = 8' b0111_1110; // *****
16
                                                                                    3' h6: data = 8' b0111 1110; // *****
                                                                    16
                3' h7: data = 8' b0011 1100; // ****
                                                                                    3'h7: data = 8'b0011_1100; //
                                                                    17
18
            endcase
                                                                    18
                                                                                endcase
19
                                                                    19
        logic rom_bit;
                        // ROM中每个像素值
20
                                                                            logic rom bit; // ROM中每个像素值
                                                                    20 :
        assign rom bit = data[3]; // ROM addr行中第3列值
                                                                             assign rom bit = data[3]; // ROM addr行中第3列值
22 : endmodule
                                                                    22 : endmodule
```

3 / 16

方法2: 初始化时赋值

```
// 4x8bit ROM
    module ROM2 (
       input logic [1:0] addr, //2^2 = 4
       output logic [7:0] oneWord);
       parameter data = 32'h00 C8 F9 AF; //left index
       parameter N BITS = 8; //no. of bits in rom word
       parameter N WORDS = 4; //no. of words in rom
       parameter TOTAL = N BITS * N WORDS - 1;
10
               位宽
                                字宽
       logic [N_BITS-1 : 0] rom [0 : N_WORDS-1];
                                                                    24
                                                                         23
                                                                                16 15
                                                              31
13
                                                                            C8
                                                                                        F9
                                                                                                   AF
                                                                 00
       integer i;
14
15
       initial
          for (i=0; i \le N \text{ WORDS}; i=i+1)
16 ;
17
              rom[i] = data[(TOTAL - N_BITS * i) -: N_BITS];
     19
       assign oneWord = rom[addr];
                                                                                                  4/16
   endmodule
```


方法3: 从文件中读取数据

Test.dat


如,从**指令存储器ROM**中取出指令


```
20020005
   PC
              Instr
                        Verilog有2个系统任务,从文件中读取数据到存储器
                                                                                   2003000C
          RD
      Instruction
                                                                                   2067FFF7
                        $readmemb("<数据文件名>", <存储器名>, <起始地址>, <终止地址>);
       Memory
                                                                                   00E22025
                        $readmemh("<数据文件名>",<存储器名>,<起始地址>,<终止地址>);
       ROM
                                                                                  00642824
                                                                                   00A42820
                                                                                   10A7000A
                                                                                   0064202A
   // ROM: 64x32bit
                                                                                   10800001
   module iMemory (input logic [5:0] addr,
                                                                               1()
                                                                                   20050000
               output logic [31:0] data);
                                                                                   00E2202A
                                                                                   00853820
                   字宽
            位宽
                                                                                   00E23822
                            2^6 = 64
      logic [31:0] ROM [63:0];
                                                                                   AC670044
                                                                                  8C020050
      initial
8
                                                                                   08000011
         $readmemh("Test. dat", ROM);
9
                                                                                   20020001
10
                                             【参考】教材P276-278
                                                                                  AC020054
      assign data = ROM[addr];
11
                                                                                      5 / 16
   endmodule
```

方法4: IP核




用.coe 文件初始化ROM





仿真



Nexys4 上的存储空间

- Artix-7 芯片有两种存储空间 (embedded memory)
 - ① **Distributed RAM** 1,188Kb 由多个逻辑单元中的LUTs构成,故容量小
 - **2 Block RAM** 4,860Kb



- The Nexys4 DDR board contains two external memories:
 - *1 1Gib* (128MiB) DDR2 **SDRAM**,
 - ② 128Mib (16MiB) non-volatile(非易失) serial Flash device.
 - 以10为底的指数: 1KB=10^3=1000, 1MB=10^6=1000KB
 - 以 2为底的指数: 1KiB=2^10=1024, 1MiB=2^20=1024KiB

RAMs

单口 RAM: 1套地址总线, 1套数据总线, 读、写分开

```
module singlePort_RAM_asynRead
                                                                      module singlePort_RAM_synRead
        #( parameter ADDR_WIDTH = 12, DATA_WIDTH = 8 )
                                                                           #( parameter ADDR WIDTH = 12, DATA WIDTH = 8 )
         (input logic clk,
                                                                            (input logic clk,
                                                                             input logic we, // Write enable
          input logic we, // Write enable
                                                         a[11:0]
                                                                             input logic [ADDR_WIDTH-1: 0] addr,
          input logic [ADDR_WIDTH-1:0] addr,
                                                         d[7:0]
                                                                 spo[7:0]
                                                                             input logic [DATA_WIDTH-1:0] din,
          input logic [DATA WIDTH-1:0] din,
                                                         clk
                                                                             output logic [DATA_WIDTH-1 : 0] dout );
          output logic [DATA WIDTH-1: 0] dout);
                                                                    8
                                                                                    位宽
                 位宽
                                                                           logic [DATA WIDTH-1: 0] RAM [2**ADDR WIDTH-1: 0];
                                                                   10
        logic [DATA_WIDTH-1 : 0] RAM [2**ADDR_WIDTH-1 : 0];
10
                                                                           logic [ADDR WIDTH-1: 0] addr reg;
                                                                   11
        always ff @(posedge clk)
12
                                                                           always ff @(posedge clk)
                                                                   13
            if (we) RAM[addr] <= din; // write operation
13
                                                                           begin //=== 先写后读 ===
                                                                   14
14
                                                                               if (we) RAM[addr] <= din; // write operation
                                                                   15
                    dout = RAM[addr]; // read operation 异步
        assign
15
                                                                               addr reg <= addr;
                                                                                                        //同步地址
                                                                   16
    endmodule
                                                                           end
                                                                   18
                                                                                   dout = RAM[addr_reg]; // read operation 同步
    Due to the internal structure, an asynchronous read
                                                                   19
                                                                           assign
    operation can be realized only by the distributed RAM.
                                                                       endmodule
```

11 / 16

Simple Dual-port RAM: **2套**地址总线, 1套数据总线

```
1 : // read 和 write是并行的
                                                         读、写并行: 先保存原值,再写入
    module SimpleDualPortRAM1 (
                                                       RAM中原有的值先存入data_out_reg中输出。
        input logic
                           clk, wr_en,
                                                       然后 data_in 再保存到RAM中。
        input logic [9:0] rd_adr,
        input logic [ 9:0] wr_adr,
        input logic [15:0] data in,
                                             clk
                                                                                data out reg[15:0]
                                                             RAM_reg
        output logic [15:0] data_out);
                                                         WCLK
                                                                                       Q
                                                                                                  data out[15:0]
                                                        WE2
                                            wr en
               位宽
                          字宽
                                         rd adr[9:0]
                                                        RA1[9:0]
                                                                  RO1[15:0]
                                                                                  RTL_REG
        logic [15:0] RAM [1023:0];
10
                                         wr_adr[9:0]
                                                        WA2[9:0]
                                        data_in[15:0]
                                                        WD2[15:0]
11
12
        always_ff @( posedge clk )
                                                             RTL RAM
13
        begin
            data_out <= RAM[rd_adr];
14
                                                               并行: 14、15行可以颠倒。
            if (wr_en) RAM[wr_adr] <= data_in; //Write RAM
15
```

16

end

endmodule


Dual-port RAM: 2套地址总线, 1.5套数据总线

```
module DualPort_RAM_synRead
     module DualPort_RAM_asynRead
        #(parameter ADDR_WIDTH = 6, DATA_WIDTH = 8)
                                                                             #(parameter ADDR_WIDTH = 6, DATA_WIDTH = 8)
         (input logic clk,
                                                                             (input logic clk,
                                                                  clk
                                                                              input logic we, // Write enable
          input logic we, // Write enable
                                                            addr a
                                                                     dout a -
                                                                               input logic [ADDR_WIDTH-1: 0] addr_a, addr_b,
          input logic [ADDR_WIDTH-1: 0] addr_a, addr_b,
                                                            addr b
                                                                     dout b
                                                                               input logic [DATA_WIDTH-1: 0] din_a,
          input logic [DATA_WIDTH-1: 0] din_a,
                                                            data in
          output logic [DATA_WIDTH-1: 0] dout_a, dout_b);
                                                                               output logic [DATA_WIDTH-1: 0] dout_a, dout_b);
                                                                  we
                  位宽
                                       字宽
                                                                                       位宽
        logic [DATA_WIDTH-1: 0] RAM [2**ADDR_WIDTH-1: 0];
                                                                             logic [DATA_WIDTH-1: 0] RAM [2**ADDR_WIDTH-1: 0];
                                                                    10
10
                                                                             logic [ADDR_WIDTH-1: 0] addr_a_reg, addr_b_reg;
11
        always_ff @(posedge clk)
                                                                    12
                                                                             always_ff @(posedge clk)
            if (we) RAM[addr_a] <= din_a; // write operation
                                                                    13
13
                                                                    14
                                                                             begin
14
                                                                                 if (we) RAM[addr_a] <= din_a; // write operation
        assign dout_a = RAM[addr_a]; // read operations 1
                                                                    15
15
                                                                                 addr_a_reg <= addr_a;
        assign dout_b = RAM[addr_b]; // read operations 2
                                                                    16
16
                                                                    17
                                                                                 addr_b_reg <= addr_b;
     endmodule
                                                                    18
                                                                             end
                                                                    19
   两个口都可以读写,但不能对同一个地址同时写。
                                                                             assign dout_a = RAM[addr_a_reg]; // read operations 1
                                                                    20
                                                                             assign dout_b = RAM[addr_b_reg]; // read operations 2
                                                                         endmodule
 Can be realized only by distributed RAM, thus its size is limited.
                                                                                                                   13 / 16
```

Full Dual-port RAM: 地址线、数据线、时钟都2套

```
module FullDualPortMemory(
         input logic
                      clk_a, clk_b,
                                                                 dat_in_a[15:0]
                                                                                                      dat_in_b[15:0]
        input logic wr_a, wr_b,
                                                                                  Din_a
                                                                                             Din b
                                                                 address_a[9:0]
                                                                                                      address_b[9:0]
                                                                                  adr a
                                                                                             adr_b
        input logic [9:0] address_a, address_b,
                                                                                                      dat_out_b[15:0]
                                                                 dat_out_a[15:0]
                                                                                                                       port b
                                                       port a-
                                                                                  Dout a
                                                                                            Dout b
                                                                                                        wr_b
 5
        input logic [15:0] data_in_a, data_in_b,
                                                                                             we b
                                                                                  we_a
                                                                                       1Kx16
         output logic[15:0] dat_out_a, dat_out_b);
                                                                                                      clk_b
                                                                        clk a
 6
                                                                                      memory
                                                                                    full_dp_mem
         logic [15:0] RAM [1023:0];
 9
                                                                             // Port b
10
        // Port a
                                                                             always_ff @( posedge clk_b )
         always_ff @( posedge clk_a )
         begin
                                                                             begin
                          <= RAM[address a];</pre>
             dat out a
                                                                                                    <= RAM[address_b];</pre>
13
                                                                                 dat_out_b
                                                                    24 !
            if (wr a)
                                                                           if (wr_b)
14
15
             begin
                                                                                 begin
                                                                   26
16
                 dat_out_a <= data_in_a;</pre>
                                                    先 输 出
                                                                                     dat_out_b <= data_in_b;</pre>
                 RAM[address_a] <= data_in_a;</pre>
                                                                                     RAM[address_b] <= data_in_b;</pre>
                                                    再写入
                                                                   28 :
18
             end
                                                                                 end
19 ;
         end
                                                                   30
                                                                             end
                                                                                                               14 / 16
                                                                        endmodule
```

IP核设计RAM



仿真

