# Thesis Release 0.0.1

Gaspar Karm

# **Contents:**

1	VHI	VHDL as intermediate language				
	1.1	Objective	1			
	1.2	Background	3			
	1.3	Object-oriented style in VHDL	5			
	1.4	Conclusion	14			
			17			
Bi	Bibliography					

# Chapter 1

## VHDL as intermediate language

This chapter develops synthesisable and object-oriented (OOP) programming model for VHDL. Main motivation of it is to act as an intermediate language for High-Level synthesis, that is, to allow higher level OOP langues to easly convert into VHDL.

## 1.1 Objective

Conventional VHDL programming is very different from normal programming. In VHDL programmers deal with concurrent statemetrs, signals and wirering together components, that is all very far from the normal programming languages.

Gaols is to introduce alternative model, where same things can be achieved but with programming model much closer to everyday programmers.

Problem with VHDL is that it is so very different from normal programming languages, that makes conversion hard and error prone.

Listing 1.1: Pipelined multiply-accumulate(MAC) implemented in Pyha

```
class MAC:
    def __init__(self, coef):
        self.coef = coef
        self.mul = 0
        self.acc = 0

def main(self, a):
        self.next.mul = a * self.coef
        self.next.acc = self.acc + self.mul
        return self.acc
```

**Note:** In order to keep examples simple, only integer types are used in this section.

Listing 1.1 shows a MAC component implemented in Pyha Pyha is experimental Python to VHDL compiler implemented in the next chapter of this thesis. Operation of this circuit is to multiply the input with some coefficient and then accumulate the result. This code synthesizes to logic as shown on Fig. 1.1.




Fig. 1.1: Synthesis result of Listing 1.1 (Intel Quartus RTL viewer)

This chapter tries to find and VHDL model that could easly accommodate this OOP based style.

The main reason to pursue the OOP approach is the modularity and the ease of reuse.

One prolem in VHDL is that reusing components is not trivial, programmers must do 'wiring' work that is error prone. Making arrays of components is even harder.

On the other hand these operations are very easy with OOP approach, for example Listing 1.2 defines new class, that has two MACs in series, as expected, this is very easy to achieve in OOP style. As expected it synthesizes to a structure where two MACs are connected in series, shown on Fig. 1.2.

Listing 1.2: Two MAC's connected in series

```
class SeriesMAC:
    def __init__(self, coef):
        self.mac0 = MAC(123)
        self.mac1 = MAC(321)

    def main(self, a):
        out0 = self.mac0.main(a)
        out1 = self.mac1.main(out0)
        return out1
```




Fig. 1.2: Synthesis result of Listing 1.2 (Intel Quartus RTL viewer)

Listing 1.3 shows that by modifying the main function, it is possible to infer two parallel MACs instead As expected this would synthesize to parallel MACS as shown on Fig. 1.3.

Listing 1.3: Two MAC's in parallel

```
def main(self, a):
    out0 = self.mac0.main(a)
    out1 = self.mac1.main(a)
    return out0, out1
```




Fig. 1.3: Synthesis result of Listing 1.3 (Intel Quartus RTL viewer)

Note that it would also be possible to create lists of objects..etc. It is clear that such kind of programming would be useful for hardware.

Basically in this chapter we are looking to develop an VHDL model that could easly describe these previously listed examples.

Major features that we are looking for:

- OOP style for conversion ease
- Familiarity to normal programmers
- Must be fully synthesisable
- Should not limit the hardware description stuff, like multiple clocks
- Unify/simplify Python to VHDL conversion

## 1.2 Background

What is IR, how VHDl has been used before? What is going to be different here? Chisel and FIRRTL, skip?

There have been previous study regarding OOP in VHDL. In [1] proposal was made to extend VHDL language with OOP semantics, this effort ended with development of OO-VHDL [2], that is VHDL preprocessor that could turn proposend extensions to standard

VHDL. This work was done in ~2000, current status is unknown, it certanly did not make it to the VHDL standard.

While the [2] tried to extend VHDLs data-flow side of OOP, there actually exsists another way to do it, that is inherited from ADA.

There are many tools on the market that convert some higher level language to VHDL, for example MyHDL converts Python to VHDL and Verilog. However these tools only make use of the very basic elements of VHDL language. The result of this is that coneversion process is complex and hard to understand. Also the output VHDL generally does not keep design hirarchy and is very hard to read for humans.

While other HDL converters use VHDL/Verilog as low level conversion target. Pyha goes other way around, as shown by the Gardner study [3], VHDL language can be used with quite high level programming constructs. Pyha tries to take advantage of this.

The author of MyHDL package has written some good blog posts about signal assignments and software side of hardware design [4], [5]. These ideas are relaveant for this chapter.

Jiri Gaisler has proposed an 'Structured VHDL design method' in the ~2000 [3]. He proposes to raise the hardware design abstraction level by instead of writing 'dataflow' style. Use two process method where the algorithmic part is described by the regular function in one process and registers are in another process.

Gaisler notest that functions only good for combinatory logic and in one clock domian, try to improve that.

The goal of the two-process method is to:

- Provide uniform algorithm encoding
- Increase abstraction level
- Improve readability
- Clearly identify sequential logic
- Simplify debugging
- Improve simulation speed
- Provide one model for both synthesis and simulation

This work improves upon the work of Jiri Gaisler.

Siin v|ib ka kirjutada VHDL vs Verilog asjadest, Verilog populaarsem? OS tools.

#### 1.2.1 Using SystemVerilog instead of VHDL

As of 2009, Verilog was renamed to SystemVerilog, it adds significant amout of new features to the language. [6].

Some basic experiments have been made with SystemVerilog, in my opinion it extends Verilog with features that were mostly already available in VHDL (for example packages, overloading ..). The synthesisable subset of VHDL and SystemVerilog seem to be almost equal. In that sense it is highly likely that ideas developed in this chapter could apply for both programming languages.

However in my opinion, SystemVerilog is worse IR language compared to VHDL, because it is much more permissive. For example it allows out-of-bounds array indexing, that 'feature' is actually written into the language reference manual [7]. VHDL would error out the simulation.

While the verbosity and strictness have been considered a weakness of VHDL, in my opinion it has always been an strength, even more now when the plan is to use it as IR language.

Only motivation for using SystemVerilog over VHDL is tool support. For example Yosys [8], open-source synthesys tool, supports only Verilog, however to my knowledge it does not yet support SystemVerilog features. There have been also some efforts in adding VHDL frontend to Yosys [9].

### 1.3 Object-oriented style in VHDL

While VHDL is mostly known as a dataflow programming, it is actually derived from ADA programming lanugage, where it inherits strong structurial semantics. As shown by [3], using these higher-level programming constructs can be used to infer combinatory logic.

Basic idea of OOP is to bundle up some common data and define functions that can perform actions on this data. This idea could fit well with hardware design, we could define 'data' as registers and functions as combinatory logic.

VHDL has an 'class' like structure called protected types [10], but unfortionatly these are not working for synthesis.

Even so, OOP style can be mimiced in VHDL, by combining data in records and passing it as a first parameter to all functions that work on it. This is the same way how C programmers do it.

Listing 1.4: MAC datamodel in VHDL

```
type self_t is record
   mul: integer;
   acc: integer;
   coef: integer;
end record;
```

Listing 1.4 constructs the datamodel for the MAC. We expect that these will be turned to registers by the synthesise tool.

Listing 1.5: MAC main function in VHDL

```
procedure main(self: inout self_t; a: in integer; ret_0: out integer) is
begin
    self.mul := a * self.coef;
    self.acc := self.acc + self.mul;
    ret_0 := self.acc;
end procedure;
```

Listing 1.5 shows new MAC main function. In VHDL procedure arguments must have a direction, for example the first argument 'self' is of direction 'inout', this means it can be read and also written to. One downside of procedures is that they cannot return a value, instead 'out' direction arguments must be used, advantage is that multiple return values can be supported.




Fig. 1.4: Synthesis result of Listing 1.5 (Intel Quartus RTL viewer)

**Note:** Top level file can be see here.

Fig. 1.4 shows that functionally correct MAC has been implemented. However it is not quite what we want in terms of hardware. In the datamodel we hoped to have 3 registers, but only the one for 'acc' is present and even this is on wrong location.

In fact the signal path from **in0** to **out0** contains no registers at all, making this design rather useless.

#### 1.3.1 Understanding registers

Clearly the way of defining registers is not working properly. Problem is that we expected the registers to work in the same way as 'class variables' in conventional programming languages, but in hardware registers work a bit differently.

In conventional programming, class variables is very similar of just using a local variable. Only difference to the local variables is that the value will remember the value to the next call of the function.

Hardware registers as class variables have just one striking difference, value assigned to register does not take effect immediately, rather on the next clock edge. Thats just how registers are, they take next value on the clock edge.

As we are trying to stay in the software world, we can abstract away the **clock edge** by thinking that it is the same as function call. That is on very clock edge our 'main' function is executed. This means that hardware registers take the assigned value on the next function call, we could say that the assignment is delayed by one.

VHDL defines an special type of objects, called signals, for these kind of variables. VHDL defines a special assignment operator for this kind of delayed stuff, it is called 'signal assignment'. It is defined like a <= b.

VHDL signals really come down to just having to variables. One to represent the next value and other for the current value. The signal assignment assigns to the 'next' and in the next simulation delta loads the value to the current.

Using an signal assignment inside a clocked process always infers a register.

#### 1.3.2 Inferring registers with variables

While 'signals' and 'signal assignment' is the VHDL way of defining registers, it poses a major problem because they are hard to map to any other language than VHDL, making conversion hard. In this work we would rather like to use variables, because they are the same in every other programming language.

In order to j2rjepidevalt infer registers we must mimic the signal assignment semantics with variables.

VHDL signals really come down to just having two variables, representing the current and next values. The signal assignment assigns to the 'next' and in the next simulation delta loads the value to the current.

This two variable method is not anything new, for example Pong P. Chu, author of one of the best VHDL books, suggests to use this style in defining sequential logic in VHDL [11]. Same semantics are also used in MyHDL.

First step in adapting the MAC to this style would be to define duplicate variables for the OOP datamodel. Listing 1.6 shows one way to do this.

alternative way? each element signal object?

Listing 1.6: Datamodel with **next** section

```
type next_t is record
    mul: integer;
    acc: integer;
    coef: integer;
end record;

type self_t is record
    mul: integer;
    acc: integer;
    coef: integer;
    coef: integer;
end record;
```

New datamodel allows reading the register value as before, but extends the structure to include the 'nexts' keyword that can be used to assign new value for the register, for example self.nexts.acc := 0.

New style should also be incorporated to the 'main' function. Next register values shall be written to the 'nexts', this is shown on Listing 1.7.

Listing 1.7: Main function using 'nexts'

```
procedure main(self: inout self_t; a: integer; ret_0: out integer) is
begin
    self.nexts.mul := a * self.coef;
    self.nexts.acc := self.acc + self.mul;
    ret_0 := self.acc;
end procedure;
```

Another thing that must be handled it loading the 'next' values to current values, that is updating the registers. In VHDL this is done automatically if signal assignment is used. By using variables we have to take care of this ourselves. For this we can define new function that handles the update for all the registers, this is shown on Listing 1.8.

Listing 1.8: Function to update registers

```
procedure update_register(self: inout self_t) is
begin
    self.mul := self.nexts.mul;
    self.acc := self.nexts.acc;
    self.coef:= self.nexts.coef;
end procedure;
```

Note: Function 'update\_registers' is called on clock raising edge. This determines their

clock domain. It is possible to infer multiclock systems by updating some subset of registers at different clock edge.




Fig. 1.5: Synthesis result of the upgraded code (Intel Quartus RTL viewer)

Fig. 1.5 shows the synthesis result of the last code. It is clear that this is now equal to the system presented at the start of this chapter, exactly what we wanted.

#### 1.3.3 Initial register values

The OOP model for VHDL is almost complete, only thing it misses is initialization of registers. In conventional programming languages this is done by the class constructor, that is automatically executed when objects are made.

In the sense of hardware we can call this function 'reset', it shall be called when the reset signal is assertd.

Listing 1.9: Reset function for MAC

```
procedure reset(self: inout self_t) is
begin
    self.nexts.coef := 123;
    self.nexts.mul := 0;
    self.nexts.sum := 0;
    update_registers(self);
end procedure;
```

Listing 1.9 shows 'reset' implementation for MAC, it writes initial values to 'next' and then use the 'update\_registers'.

#### 1.3.4 Putting everything together

Currently we have following elements required for one 'class' definition:

- Record for 'next'
- Record for 'self'
- User defined functions (like 'main')

- 'Update registers' function
- 'Reset' function

VHDL supports 'packages' to group common types and functions into one namespace. Package in VHDL must contain an declaration and body (same concept as header and source files in C).

Listing 1.10 lists the final code for the MAC example.

Listing 1.10: Full code of OOP style MAC

```
package MAC is
    type next_t is record
        coef: integer;
        mul: integer;
        acc: integer;
    end record;
    type self_t is record
        coef: integer;
        mul: integer;
        acc: integer;
        nexts: next_t;
    end record;
    procedure reset(self: inout self_t);
    procedure update_registers(self: inout self_t);
    procedure main(self:inout self_t; a: integer; ret_0:out integer);
end package;
package body MAC is
    procedure reset(self: inout self_t) is
    begin
        self.nexts.coef := 123;
        self.nexts.mul := 0;
        self.nexts.acc := 0;
        update_registers(self);
    end procedure;
    procedure update_registers(self: inout self_t) is
    begin
        self.coef := self.nexts.coef;
        self.mul := self.nexts.mul;
        self.acc := self.nexts.acc;
    end procedure;
```

```
procedure main(self:inout self_t; a: integer; ret_0:out integer) is
begin
    self.nexts.mul := self.coef * a;
    self.nexts.acc := self.acc + self.mul;
    ret_0 := self.acc;
    return;
end procedure;
end package body;
```

#### 1.3.5 Creating instances

Creating new instances of the package could be done with VHDL instantiation declaration and package generics. For example the MAC class, we would like to set the 'coef' value for new instances. For this we could define the package with a 'generic' definition and initialize new packages like shown on Listing 1.11. In the reset function we could then use 'COEF' for 'coef' init value.

Listing 1.11: Initialize new package MAC<sub>-</sub>0, with 'coef' 123

```
package MAC_0 is new MAC
generic map (COEF => 123);
```

It is clear that VHDL is a very powerful language, there can even be type generics [10]. Sadly, these are advaced features of the language and are known to be supported only on few simulators.

Synthesisy tools like from Intel or Xilinx does not support generic packages nor pacakge initializations.

There are two ways around this issue:

- Instead of using reset function, reset registers with assignment
- For each instance create only new reset function
- For each instance manually create new package with modified reset function

The first option proposes setting reset values inline on reset, for example, self: self\_t := (mul=>0, acc=>0, coef=>123, nexts=>(mul=>0, acc=>0, coef=>123)); Problem with this method is that it needs to set all the members of struct (including 'nexts'), this will get unmaintainable very quiqly, imagine having an instance that contains another instance or even array of instances.

Second option would keep one package for each objects but different reset functions. This may end up in error-prone code where wrong reset function is used accitendally.

Last option proposes to manually do the work of package initialization, that is for each instance make a new package. This will end up in alot of duplicated code.

In general all of these solutions have problems, in this work i have chosen the last option, because it is safe unlike the second option. In the end creating of new packages is automated by the Python bindings developed in the next chapter.

#### 1.3.6 Examples

This chapter provides examples that make use of the MAC model and OOP.

#### Instances in series

This paragraph shows how to create a new class that itself includes two MAC's connected in series, that is, signal flows is as in -> MAC0 -> MAC1 -> out.

Assuming we have already created two MAC packages called MAC\_0 and MAC\_1, connecting these in series is simple.

Listing 1.12: Datamodel and main function of 'series' class

```
type self_t is record
   mac0: MAC_0.self_t;
   mac1: MAC_1.self_t;

  nexts: next_t;
end record;

procedure main(self:inout self_t; a: integer; ret_0:out integer) is
   variable out_tmp: integer;
begin
   MAC_0.main(self.mac0, a, ret_0=>out_tmp);
   MAC_1.main(self.mac1, out_tmp, ret_0=>ret_0);
end procedure;
```

Listing 1.12 shows the important parts of the series MAC implementation. Datamodel consists of two MAC objects and the main function just calls the main of these objects. Output of MAC\_0 is fed into MAC\_1, which results in final output.




Fig. 1.6: Synthesis result of Listing 1.12 (Intel Quartus RTL viewer)

Logic is synthesized in series, as shown on Fig. 1.6. That is exactly what was specified.

#### Instances in parallel

Connecting two MAC's in parallel can be done by just adding one output for the main function and returning output of MAC\_0 as separate output instead of input to MAC\_1, this is shown on Listing 1.13

Listing 1.13: Main function for parallel instances




Fig. 1.7: Synthesis result of Listing 1.13 (Intel Quartus RTL viewer)

Two MAC's are synthesized in parallel, as shown on Fig. 1.7.

#### Parallel instances in different clock domains

Multiple clock domains can be easly supported by just updating registers at specified clock edges. Listing 1.14 shows the contents of top-level process, where we intend to have 'clk0' for 'mac0' and 'clk1' for 'mac1'. Beauty of this method is that nothing has to be changed in the 'main' functions.

Listing 1.14: Top-level for multiple clocks

```
if (not rst_n) then
    ReuseParallel_0.reset(self);
else
    if rising_edge(clk0) then
        MAC_0.update_registers(self.mac0);
    end if;

if rising_edge(clk1) then
```

```
MAC_1.update_registers(self.mac1);
end if;
end if;
```




Fig. 1.8: Synthesis result with modified top-level process (Intel Quartus RTL viewer)

Synthesis result (Fig. 1.8) is as expected, MAC's are still in parallel but now the registers are clocked by different clocks. Reset signal is common for the whole design.

Mention Qsys and interconnects here?

#### 1.4 Conclusion

This work started from the Gaisler study, while he presented two process design methology, hes use of functions was limited to de combinatory logic only and overall was limited to single clock. He was also using many of the awkward VHDl features.

This work extends the gaisler stuff by proposing OOP model into VHDL and introducing the way of defining registers using only registers, this allows the functions to work with registers aswell. In addition, one clock domain restriction is lifted.

Major advantage of this model is that it does not use any specialized data-flow features of VHDL (except top level entity). New programmers can learn this way of programming much quicker as mostly they can make use of the stuff they already know. Only some rules like that stuff must be assigned to 'next' must be known.

Another benefit of OOP style model is that is significantly simplifies converting other OOP languages to VHDL and that was the major goal of this section. Next section shows how and experimental Python compiler is built on top of this.

Every register of the model is kept in record, it is easy to create shadow registers for the whole module. Everything is concurrent, can debug and understand.

Easier to understand for new programmers, this model contains only elements that should be already familiar for programmers dealing with normal languages.

As demonstrated, proposed model is synthesizable with Intel Quartus toolset. This model has also been used in bigger designs, like frequency-shift-keying receiver implemented on Altera Cyclone IV device. There has been no problems with hierarchy depth, that is objects can contain objects which itself may contain arrays of objects and so on.

1.4. Conclusion 15

# Bibliography

- [1] Judith Benzakki and Bachir Djafri. Object Oriented Extensions to VHDL, The LaMI proposal, pages 334–347. Springer US, Boston, MA, 1997. URL: http://dx.doi.org/10.1007/978-0-387-35064-6\_27, doi:10.1007/978-0-387-35064-6\_27.
- [2] S. Swamy, A. Molin, and B. Covnot. Oo-vhdl. object-oriented extensions to vhdl. *Computer*, 28(10):18–26, Oct 1995. doi:10.1109/2.467587.
- [3] Jiri Gaisler. A structured vhdl design method. URL: http://www.gaisler.com/doc/vhdl2proc.pdf.
- [4] Jan Decaluwe. Why do we need signal assignments? URL: http://www.jandecaluwe.com/hdldesign/signal-assignments.html.
- [5] Jan Decaluwe. Thinking software at the rtl level. URL: http://www.jandecaluwe.com/hdldesign/thinking-software-rtl.html.
- [6] Stuart Sutherland and Don Mills. Synthesizing system verilog busting the myth that system verilog is only for verification. SNUG Silicon Valley, 2013.
- [7] Aurelian Ionel Munteanu. Gotcha: access an out of bounds index for a systemverilog fixed size array. URL: http://www.amiq.com/consulting/2016/01/26/gotcha-access-an-out-of-bounds-index-for-a-systemverilog-fixed-size-array/.
- [8] Clifford Wolf. Yosys open synthesis suite. URL: http://www.clifford.at/yosys/.
- [9] Florian Mayer. A vhdl frontend for the open-synthesis toolchain yosys. Master's thesis, Hochschule Rosenheim, 2016.
- [10] wtf. Ieee standard vhdl language reference manual. *IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)*, 2009.
- [11] Pong P. Chu. RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability. Wiley, 2006.