# **GROUP PROJECT ON VERILOG**

#### **Group Members:**

- 1. Gathik Jindal (089)
- 2. Archit Jaju (128)
- 3. Shubhranil Basak (510)
- 4. Ahilnandan kabilan (614)

Q1)

#### **RLT CODE:**

```
module one_bit_adder(
  // initalising all the inputs and outputs
  input a, b, c_in,
  output sum, c_out
  wire a1, b1, c_in1, w1, w2, w3, w4, w5, w6, w7;
  // finding sum
  not (a1, a);
  not (b1, b);
  not (c_in1, c_in);
  and (w1, a, b, c_in); // a.b.c_in
  and (w2, a1, b, c_in1); // a'.b.c_in'
  and (w3, a1, b1, c_in); // a'.b'.c_in
  and (w4, a, b1, c_in1); // a.b'.c_in'
  or (sum, w1, w2, w3, w4); // adding all above
  // finding c_out
  and (w5, a, b); // a.b
  and (w6, c_in, b);
  and (w7, a, c_in);
                         // a.c_in
  or (c_out, w5, w6, w7); // adding all above
```

#### **TEST BENCH:**

```
`include "first_question.v"
module tb_one_bit_adder;
  // Inputs
  reg a, b, c_in;
  // Outputs
  wire sum, c_out;
  // Initiating the one-bit adder module
  one_bit_adder uut ( // uut stands for unit under test
    .a(a),
    .b(b),
    .c_in(c_in),
    .sum(sum),
    .c_out(c_out)
  initial begin
    $monitor("Time=%0t a=%b b=%b c_in=%b sum=%b c_out=%b", $time, a, b, c_in, sum, c_out);
    $dumpfile("quesiton1.vcd");
    $dumpvars();
    a = 0; b = 0; c_in = 0;
    #10;
    a = 1; b = 0; c_in = 1;
    #10;
    a = 1; b = 1; c_in = 0;
    #10;
    a = 0; b = 1; c_in = 1;
    #10;
    a = 1; b = 1; c_in = 1;
```

```
#10;
a = 1; b = 0; c_in = 0;
#10;
a = 0; b = 1; c_in = 0;
#10;
a = 0; b = 0; c_in = 1;
#10;
$finish;
end

Endmodule
```

```
[Running] tb_first_question.v

VCD info: dumpfile quesiton1.vcd opened for output.

Time=0 a=0 b=0 c_in=0 sum=0 c_out=0

Time=10 a=1 b=0 c_in=1 sum=0 c_out=1

Time=20 a=1 b=1 c_in=0 sum=0 c_out=1

Time=30 a=0 b=1 c_in=1 sum=0 c_out=1

Time=40 a=1 b=1 c_in=1 sum=1 c_out=1

Time=50 a=1 b=0 c_in=0 sum=1 c_out=0

Time=60 a=0 b=1 c_in=0 sum=1 c_out=0

Time=70 a=0 b=0 c_in=1 sum=1 c_out=0

tb_first_question.v:49: $finish called at 80 (1s)

[Done] exit with code=0 in 0.16 seconds
```

Q2)

#### **RTL CODE:**

```
module stimulus();

reg [3:0] A, B;

wire A_eq_B, A_gt_B, A_lt_B;

magnitude_comparator mag(A,B,A_gt_B,A_lt_B,A_eq_B);

initial begin

$dumpfile("hope.vcd");


$dumpvars(0, stimulus);

A = 4'b0000;

B = 4'b0000;
```

```
#255 $finish;
      #8 A[3] = ~A[3];
       #64 B[2] = \sim B[2];
       #128 B[3] = \sim B[3];
    $monitor("%d B: %b, A: %b, GT: %b, LT: %b, EQ: %b",$time, B, A, A_gt_B,
A_lt_B, A_eq_B);
endmodule
module magnitude_comparator (
   A, B, A_gt_B, A_lt_B, A_eq_B
);
input [3:0] A;
input [3:0] B;
output A_gt_B, A_lt_B, A_eq_B;
wire notA0, notA1, notA2, notA3;
```

```
wire notB0, notB1, notB2, notB3;
wire xnor0, xnor1, xnor2, xnor3;
not (notA0, A[0]);
not (notA1, A[1]);
not (notA2, A[2]);
not (notA3, A[3]);
not (notB0, B[0]);
not (notB1, B[1]);
not (notB2, B[2]);
not (notB3, B[3]);
xnor(xnor3, A[3], B[3]);
xnor(xnor2, A[2], B[2]);
xnor(xnor1, A[1], B[1]);
xnor(xnor0, A[0], B[0]);
wire main1, main2, main3, main4;
and(main1, notB3, A[3]);
and(main2, xnor3, A[2], notB2);
and(main3, xnor3, xnor2, A[1], notB1);
and(main4, xnor3, xnor2, xnor1, A[0], notB0);
or(A_gt_B, main1, main2, main3, main4);
wire main11, main12, main13, main14;
and(main11, notA3, B[3]);
and(main12, xnor3, B[2], notA2);
and(main13, xnor3, xnor2, B[1], notA1);
and(main14, xnor3, xnor2, xnor1, B[0], notA0);
and(A eq B, xnor0, xnor1, xnor2, xnor3);
```



## Q3)

#### **RTL CODE:**

```
endmodule
module or1(
);
endmodule
module question 3(
);
```

```
);
        .b(i2)
module stimulus;
```

```
.i5(i5),
.i6(i6),
.i7(i7),
.i8(i8),
.f(f)
i2=0;
i3=0;
i5=0;
i6=0;
i7=0;
i4 = 0;
i8 = 1;
$monitor("w1=%b w2=%b w3=%b w4=%b f=%b",i2,i3,i5,i7,f);
#10 i2=0; i3=0; i6=0; i7=0; i5=0;
#10 i2=1; i3=1; i6=1; i7=1; i5=1;
#10 i2=0; i3=0; i6=0; i7=0; i6=1;
```

```
[Running] third_questioin.v
w1=0 w2=0 w3=0 w4=0 f=0
w1=1 w2=1 w3=1 w4=1 f=1
w1=0 w2=0 w3=1 w4=0 f=0
[Done] exit with code=0 in 0.192 seconds
```

## **RTL CODE:**

```
when the following blocking statements are converted to non blocking
module stimulus();
   wire f;
        $dumpfile("test.vcd");
        $dumpvars(0, stimulus);
       A = 8'b00000000;
       #255 $finish;
        #2 A[1] = \sim A[1];
        #4 A[2] = \sim A[2];
        #8 A[3] = ~A[3];
        #16 A[4] = \sim A[4];
        #32 A[5] = \sim A[5];
```

```
#64 A[6] = \sim A[6];
  $display("\t A\t\tf");
  $display("----");
module AdjacentOnes (
);
```

