

# **Project 56: Modulo-N Divider**

## **A Comprehensive Study of Advanced Digital Circuits**

**By: Abhishek Sharma , Ayush Jain , Gati Goyal, Nikunj Agrawal**

**Documentation Specialist: Dhruv Patel & Nandini Maheshwari**

Created By Team Alpha

# Contents

<b>1 Project Overview</b>	<b>3</b>
<b>2 Modulo-N Divider</b>	<b>3</b>
2.1 Key Components of Modulo-N Divider . . . . .	3
2.2 Working of Modulo-N Divider . . . . .	3
2.3 RTL Code . . . . .	4
2.4 Testbench . . . . .	4
<b>3 Results</b>	<b>5</b>
3.1 Simulation . . . . .	5
3.2 Schematic . . . . .	5
3.3 Synthesis Design . . . . .	6
<b>4 Advantages of Modulo-N Divider</b>	<b>6</b>
<b>5 Disadvantages of Modulo-N Divider</b>	<b>6</b>
<b>6 Applications of Modulo-N Divider</b>	<b>7</b>
<b>7 Summary</b>	<b>7</b>
<b>8 FAQs</b>	<b>7</b>

Created By Team Alpha

# 1 Project Overview

A Modulo-N divider, also known as a frequency divider, is a digital circuit that divides an input frequency by a factor of N, where N is a positive integer. This type of circuit is commonly used in applications where lower-frequency clock signals are needed, such as in timers, counters, or clock generation in digital systems.

## 2 Modulo-N Divider

### 2.1 Key Components of Modulo-N Divider

**Counter:** A binary counter or a similar counting circuit is often used. This counter increments on each clock pulse.

**Reset Mechanism:** When the count reaches N, it resets to zero, creating a repetitive division cycle.

**Flip-Flops:** The counter is typically constructed using flip-flops (such as D or JK flip-flops) that store each bit of the count value.

**Output Pulse Generator:** A signal is generated on reaching the count N, which is used to drive the output pulse.

### 2.2 Working of Modulo-N Divider

**Input Clock Signal:**

- The modulo-N divider takes an input clock signal with frequency  $f_{in}$ .
- This signal serves as the main clock that drives the counter within the divider circuit.

**Counting Pulses:**

- Inside the divider, a counter circuit counts each pulse of the input clock.
- The counter increments by 1 on every rising or falling edge of the input clock, depending on the design.

**Reaching the Count N:**

- When the counter reaches a count of N, it indicates that N clock cycles have elapsed.
- At this point, the counter resets back to zero.
- The reset can trigger a single output pulse, which effectively reduces the frequency of the output signal.

**Output Signal Generation:**

- Each time the count reaches N and the counter resets, the divider outputs a pulse.
- This output pulse effectively has a frequency of  $f_{out} = f_{in} / N$ , meaning the input frequency is divided by N.

## 2.3 RTL Code

Listing 1: Modulo-N Divider

```
1
2 module ModuloNDivider #(parameter WIDTH = 8) (
3     input logic [WIDTH-1:0] dividend,
4     input logic [WIDTH-1:0] divisor,
5     output logic [WIDTH-1:0] remainder
6 );
7     always_comb begin
8         if (divisor != 0) begin
9             remainder = dividend % divisor; // Compute modulo
10        end else begin
11            remainder = dividend; // Return dividend if divisor is 0
12        end
13    end
14 endmodule
```

## 2.4 Testbench

Listing 2: Modulo-N Divider

```
1
2 module ModuloNDivider_tb;
3     parameter WIDTH = 8;
4     logic [WIDTH-1:0] dividend, divisor;
5     logic [WIDTH-1:0] remainder;
6
7     // Instantiate the Modulo-N Divider
8     ModuloNDivider #(.WIDTH(WIDTH)) uut (
9         .dividend(dividend),
10        .divisor(divisor),
11        .remainder(remainder)
12    );
13
14    initial begin
15        // Test case 1: Basic modulo
16        dividend = 13; divisor = 5;
17        #10;
18        $display("Dividend=%0d, Divisor=%0d, Remainder=%0d", dividend,
19            divisor, remainder);
20
21        // Test case 2: Exact division (remainder should be 0)
22        dividend = 20; divisor = 4;
23        #10;
24        $display("Dividend=%0d, Divisor=%0d, Remainder=%0d", dividend,
25            divisor, remainder);
26
27        // Test case 3: Division by zero (remainder should be dividend)
28        dividend = 9; divisor = 0;
29        #10;
30        $display("Dividend=%0d, Divisor=%0d, Remainder=%0d", dividend,
31            divisor, remainder);
32
33        $finish;
34    end
35 endmodule
```

## 3 Results

### 3.1 Simulation




Figure 1: Simulation of Modulo-N Divider

### 3.2 Schematic




Figure 2: Schematic of Modulo-N Divider

### 3.3 Synthesis Design




Figure 3: Synthesis Design of Modulo-N Divider

## 4 Advantages of Modulo-N Divider

- **Frequency Reduction:** It reduces the frequency of an input clock, which is useful for generating lower-frequency clock signals from a high-frequency source.
- **Simple Design:** The circuit structure of a modulo-N divider is relatively simple, often requiring only a few flip-flops and logic gates.
- **Adjustable Division Factor:** By changing the modulus  $N$ , the same divider circuit can achieve different frequency division ratios.
- **Precision and Stability:** Since it's a digital circuit, it offers high precision and stability, unlike analog circuits that may suffer from drift.
- **Low Power Consumption:** By dividing the clock frequency, subsequent circuits can operate at a lower frequency, saving power.

## 5 Disadvantages of Modulo-N Divider

- **Fixed Division Factor:** Once  $N$  is set, the division factor is fixed. To change the division factor, the circuit needs to be reconfigured or redesigned.
- **Propagation Delay:** Each flip-flop in the divider introduces a small delay, which can accumulate in high-speed applications, potentially affecting timing.
- **Limited Output Frequency:** The output frequency is strictly determined by the input clock and division factor. It's not tunable to arbitrary frequencies, unlike some analog frequency dividers.
- **Glitch Sensitivity:** Asynchronous designs may experience glitches or spurious pulses due to timing mismatches, especially in high-speed applications.
- **Power Consumption in Large Dividers:** For large division ratios, a higher number of flip-flops are required, leading to higher power consumption and silicon area usage in integrated circuits.

## 6 Applications of Modulo-N Divider

- **Clock Division in Digital Circuits:** Used to provide slower clock signals for different parts of a digital system that operate at different speeds (e.g., microcontrollers, processors).
- **Frequency Synthesizers:** Modulo-N dividers are used in Phase-Locked Loops (PLLs) to generate a range of frequencies based on a single input frequency.
- **Digital Counters:** A modulo-N divider can serve as a counter that outputs a pulse after every N clock cycles.
- **Pulse Width Modulation (PWM):** Used in applications like motor control, lighting, and audio signals, where precise timing control is essential.
- **Communication Systems:** Modulo-N dividers help in generating clock signals for data synchronization and timing in communication protocols.
- **Watch and Real-Time Clock Circuits:** Used in low-power clocks or watches to divide a high-frequency crystal oscillator down to a 1 Hz signal, which represents 1 second.

## 7 Summary

Modulo-N dividers are advantageous for their simplicity, precision, and low power in frequency division applications, though they are limited by a fixed division factor and propagation delays in high-speed circuits. Their applications span across digital systems, communication protocols, and timing-critical designs where frequency control is essential.

## 8 FAQs

### 1. What is a modulo-N divider?

A modulo-N divider is a digital circuit that divides the frequency of an input clock signal by a factor of N. It counts the incoming clock pulses and generates an output pulse after every N pulses, effectively reducing the input frequency by N.

### 2. How does a modulo-N divider work?

A modulo-N divider typically consists of a counter that increments with each clock pulse. When the count reaches N, the counter resets to zero, and an output pulse is generated. This process divides the input frequency by N.

### 3. How do you choose the value of N in a modulo-N divider?

The value of N is chosen based on the required output frequency. For an input frequency  $f_{in}$ , the output frequency  $f_{out}$  will be  $f_{in}/N$ . Choose N to get the desired division ratio.

### 4. What components are typically used to design a modulo-N divider?

Modulo-N dividers are usually designed using counters implemented with flip-flops, along with combinational logic to reset the counter once it reaches N.

### 5. What is the difference between a synchronous and an asynchronous modulo-N divider?

In a synchronous divider, all flip-flops are clocked simultaneously by the same clock signal, reducing timing mismatches and glitches. In an asynchronous divider (ripple counter), each flip-flop's output clock feeds the next flip-flop, which can introduce propagation delays but requires fewer resources.

### 6. What are the differences between a modulo-N divider and a modulus counter?

They are similar in function, but a modulo-N divider is specifically intended for frequency division, while a modulus counter generally refers to a counter that resets at a specific count N. In many cases,

these terms can be used interchangeably.

**7. What is the effect of propagation delay in a modulo-N divider?**

Propagation delay in each flip-flop adds up as the count progresses, which can impact timing accuracy in high-speed applications. Synchronous designs help minimize the cumulative effect of delays compared to asynchronous dividers.

**8. How does a modulo-N divider differ from a ring oscillator?**

A modulo-N divider reduces the frequency of an external input clock, while a ring oscillator generates an oscillating signal internally through a feedback loop. The ring oscillator's frequency is determined by the number of stages and their delays, not an external clock.

Created By Team Alpha