

Project 5: 16 bit Carry Save Adder

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma , Gati Goyal ,Nikunj Agrawal , Ayush Jain

Created By team alpha

Contents

1	Introduction	3
2	Working Principle	3
3	Components of CSA	3
4	Example: Adding Four Binary Numbers	3
5	RTL Code	4
6	Testbench	5
7	Simulation Results	7
8	Carry Skip Adder (CSKA) - cska16 Module	8
8.1	Description	8
8.2	Inputs and Outputs	8
8.3	Internal Logic	9
9	4-bit Ripple Carry Adder (RCA4) - rca4 Module	9
9.1	Description	9
9.2	Inputs and Outputs	9
9.3	Internal Logic	9
10	4-bit Ripple Carry Adder with Propagate Logic (RCA4P) - rca4p Module	9
10.1	Description	9
10.2	Inputs and Outputs	10
10.3	Internal Logic	10
11	Full Adder - FullAdder Module	10
11.1	Description	10
11.2	Inputs and Outputs	10
11.3	Internal Logic	10
12	Schematic	11
13	Synthesis Design	11
14	Advantages	11
15	Applications	11
16	Example Circuit	12
17	Conclusion	12

Project 5: 16 bit Carry Save Adder

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma , Gati Goyal ,Nikunj Agrawal , Ayush Jain

1 Introduction

A Carry Save Adder (CSA) is an efficient digital circuit used to add multiple binary numbers simultaneously. Unlike a conventional adder which propagates carry bits immediately, a CSA delays the carry propagation to optimize speed, particularly useful in multi-operand addition operations.

2 Working Principle

The CSA adds three input numbers at a time and produces two outputs: a sum and a carry. These outputs are stored and then used in subsequent stages. The final stage typically involves a conventional adder to combine the intermediate results and produce the final sum.

3 Components of CSA

- **Partial Sum (S):** The sum of the individual bits without considering the carry from the previous bits.
- **Carry Out (C):** The carry resulting from the addition of individual bits.

Given three binary numbers A , B , and C , the CSA computes:

$$S_i = A_i \oplus B_i \oplus C_i \quad (1)$$

$$C_i = (A_i \wedge B_i) \vee (B_i \wedge C_i) \vee (C_i \wedge A_i) \quad (2)$$

where \oplus denotes the XOR operation, and \wedge denotes the AND operation.

The sum bits S_i and carry bits C_i are stored and passed to the next stage where they are added to another operand. This process continues until all operands are added.

4 Example: Adding Four Binary Numbers

Let's consider adding four binary numbers: A , B , C , and D .

1. **First Stage:** Add A , B , and C using a CSA.
2. **Second Stage:** Add the sum and carry from the first stage to D using another CSA.
3. **Final Stage:** Use a conventional adder to add the final sum and carry outputs from the second stage.

5 RTL Code

Listing 1: 16 bit Carry Save Adder RTL Code

```
1 module csa16a (
2     output logic [15:0] Sum,
3     output logic Cout,
4     input logic [15:0] A,
5     input logic [15:0] B,
6     input logic Cin
7 );
8
9     logic c4, c7, c12;
10    logic [3:0] p1, p2;
11    logic w1, w2, w3, w4;
12
13    // Instantiate 4-bit ripple carry adders
14    rca4 cpa1 (.Sum(Sum[3:0]), .Cout(c4), .A(A[3:0]),
15              .B(B[3:0]), .Cin(Cin));
16    rca4p cpa2 (.Sum(Sum[7:4]), .Cout(w1), .P(p1),
17              .A(A[7:4]), .B(B[7:4]), .Cin(c4));
18    rca4p cpa3 (.Sum(Sum[11:8]), .Cout(w3), .P(p2),
19              .A(A[11:8]), .B(B[11:8]), .Cin(c7));
20    rca4 cpa4 (.Sum(Sum[15:12]), .Cout(Cout), .A(A[15:12]),
21              .B(B[15:12]), .Cin(c12));
22
23    // Carry skip logic
24    and a1 (w2, p1[0], p1[1], p1[2], p1[3], c4);
25    or o1 (c7, w1, w2);
26    and a2 (w4, p2[0], p2[1], p2[2], p2[3], c7);
27    or o2 (c12, w3, w4);
28
29 endmodule
30
31 // 4-bit Ripple Carry Adder without Propagate Logic
32 module rca4 (
33     output logic [3:0] Sum,
34     output logic Cout,
35     input logic [3:0] A,
36     input logic [3:0] B,
37     input logic Cin
38 );
39
40     logic [3:0] C;
41
42     // Full Adders for each bit
43     FullAdder fa0 (.A(A[0]), .B(B[0]), .Cin(Cin), .Sum(Sum[0]),
44                   .Cout(C[0]));
45     FullAdder fa1 (.A(A[1]), .B(B[1]), .Cin(C[0]), .Sum(Sum[1]),
46                   .Cout(C[1]));
47     FullAdder fa2 (.A(A[2]), .B(B[2]), .Cin(C[1]), .Sum(Sum[2]),
48                   .Cout(C[2]));
49     FullAdder fa3 (.A(A[3]), .B(B[3]), .Cin(C[2]), .Sum(Sum[3]),
50                   .Cout(Cout));
51
52 endmodule
53
54 // 4-bit Ripple Carry Adder with Propagate Logic
```



```

13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21
22
23 module csa16tb;
24
25     // Declare inputs as reg and outputs as wire
26     logic [15:0] A;
27     logic [15:0] B;
28     logic Cin;
29     logic [15:0] Sum;
30     logic Cout;
31
32     // Instantiate the CarrySkipAdder_16bit module
33     csa16a gg(
34         .A(A),
35         .B(B),
36         .Cin(Cin),
37         .Sum(Sum),
38         .Cout(Cout)
39     );
40
41     // Testbench procedure
42     initial begin
43         // Test Case 1: Add zero to zero
44         A = 16'b0000000000000000;
45         B = 16'b0000000000000000;
46         Cin = 1'b0;
47         #10;
48         $display("TC1: A = %b, B = %b, Cin = %b | Sum = %b, Cout = %b", A, B, Cin, Sum, Cout);
49
50         // Test Case 2: Add two small numbers
51         A = 16'b0000000000000011; // 3
52         B = 16'b0000000000000101; // 5
53         Cin = 1'b0;
54         #10;
55         $display("TC2: A = %b, B = %b, Cin = %b | Sum = %b, Cout = %b", A, B, Cin, Sum, Cout);
56
57         // Test Case 3: Add two numbers with carry in
58         A = 16'b0000111100001101; // 15 and 13
59         B = 16'b0000011000000111; // 6 and 7
60         Cin = 1'b1;
61         #10;
62         $display("TC3: A = %b, B = %b, Cin = %b | Sum = %b, Cout = %b", A, B, Cin, Sum, Cout);
63
64         // Test Case 4: Add random values
65         A = 16'b1010101010101010; // Some random value
66         B = 16'b0101010101010101; // Another random value
67         Cin = 1'b0;

```

```

68     #10;
69     $display("TC4: A = %b, B = %b, Cin = %b | Sum = %b, Cout =
70         %b", A, B, Cin, Sum, Cout);
71
72     // Test Case 5: Overflow case
73     A = 16'b1111111111111111; // 65535
74     B = 16'b1111111111111111; // 65535
75     Cin = 1'b0;
76     #10;
77     $display("TC5: A = %b, B = %b, Cin = %b | Sum = %b, Cout =
78         %b", A, B, Cin, Sum, Cout);
79
80     // Finish simulation
81     $finish;
82 end
endmodule

```

7 Simulation Results




Figure 1: Simulation results of CSA

Simulation Results Explanation

In our simulation, we observed the results of adding two 16-bit binary numbers. Specifically, we tested the case where both inputs are set to their maximum value:

$$\begin{aligned}
 A &= 16'b1111111111111111 \\
 B &= 16'b1111111111111111 \\
 \text{Cin} &= 1'b0
 \end{aligned}$$

Here, both A and B are equal to 65535 in decimal.

Addition Process

Performing binary addition of A and B yields:

$$\begin{array}{r} 1111111111111111 \\ +1111111111111111 \\ \hline 1\,111111111111110 \end{array}$$

The result of this addition is 131070 in decimal, which can be represented as 1 11111111111110 in binary.

16-bit Limitation

Since we are using a 16-bit adder, only the lower 16 bits of the result are stored. Thus:

Lower 16 bits: 111111111111110

This binary value corresponds to 65534 in decimal.

Carry-Out

The leading bit ('1') in the binary result '1 111111111111110' is the carry-out from the 16-bit boundary, indicating an overflow. The carry-out value is:

$$\text{Carry-out (Cout)} = 1$$

Summary

8 Carry Skip Adder (CSKA) - cska16 Module

8.1 Description

The `cska16` module implements a 16-bit Carry Skip Adder (CSKA). This adder efficiently adds two 16-bit numbers by skipping carry propagation in certain sections, which speeds up the computation.

8.2 Inputs and Outputs

- **Inputs:**

- $A[15:0]$: 16-bit input operand A.
- $B[15:0]$: 16-bit input operand B.
- C_{in} : Carry-in bit.

- **Outputs:**

- $Sum[15:0]$: 16-bit result of the addition.
- C_{out} : Carry-out bit.

8.3 Internal Logic

- **Instantiation of Adders:**

- `rca4` and `rca4p` modules handle different 4-bit sections of the operands.
- `rca4` is used for the least significant and most significant 4-bit segments.
- `rca4p` handles intermediate 4-bit segments and includes propagate logic.

- **Carry Skip Logic:**

- Intermediate signals `w2` and `w4` are used to determine if carry propagation should be skipped.
- `w2` and `w4` are computed as follows:

$$w2 = p1[0] \wedge p1[1] \wedge p1[2] \wedge p1[3] \wedge c4$$

$$w4 = p2[0] \wedge p2[1] \wedge p2[2] \wedge p2[3] \wedge c7$$

- Carry signals `c7` and `c12` are calculated using:

$$c7 = w1 \vee w2$$

$$c12 = w3 \vee w4$$

9 4-bit Ripple Carry Adder (RCA4) - `rca4` Module

9.1 Description

The `rca4` module is a 4-bit Ripple Carry Adder (RCA4) that performs addition of two 4-bit numbers with a carry-in bit.

9.2 Inputs and Outputs

- **Inputs:**

- `A[3:0]`: 4-bit input operand A.
- `B[3:0]`: 4-bit input operand B.
- `Cin`: Carry-in bit.

- **Outputs:**

- `Sum[3:0]`: 4-bit result of the addition.
- `Cout`: Carry-out bit.

9.3 Internal Logic

- **Full Adders:**

- Four instances of the `FullAdder` module are used to perform the addition.
- Each `FullAdder` computes the sum for one bit and propagates the carry to the next bit.

10 4-bit Ripple Carry Adder with Propagate Logic (RCA4P) - `rca4p` Module

10.1 Description

The `rca4p` module is similar to the `rca4` module but includes additional propagate logic to support the carry skip feature of the CSA.

10.2 Inputs and Outputs

- **Inputs:**
 - `A[3:0]`: 4-bit input operand A.
 - `B[3:0]`: 4-bit input operand B.
 - `Cin`: Carry-in bit.
- **Outputs:**
 - `Sum[3:0]`: 4-bit result of the addition.
 - `Cout`: Carry-out bit.
 - `P[3:0]`: Propagate signals for each bit.

10.3 Internal Logic

- **Full Adders:**
 - Similar to `rca4`, uses four `FullAdder` modules.
- **Propagate Logic:**
 - Computes propagate signals `P`:

$$P[i] = A[i] \oplus B[i]$$

11 Full Adder - FullAdder Module

11.1 Description

The `FullAdder` module performs the basic full addition operation used in both `rca4` and `rca4p` modules.

11.2 Inputs and Outputs

- **Inputs:**
 - `A`: Single-bit input operand A.
 - `B`: Single-bit input operand B.
 - `Cin`: Carry-in bit.
- **Outputs:**
 - `Sum`: Single-bit sum result.
 - `Cout`: Carry-out bit.

11.3 Internal Logic

- **Sum Calculation:**
 - Computes the sum using XOR gates:

$$\text{Sum} = A \oplus B \oplus \text{Cin}$$

- **Carry-Out Calculation:**
 - Computes the carry-out using AND and OR gates:

$$\text{Cout} = (A \wedge B) \vee (\text{Cin} \wedge (A \oplus B))$$

The simulation results are:

Sum = 111111111111110 (65534 in decimal)

Carry-out = 1

This behavior is consistent with the expected operation of a 16-bit adder. The sum shows the lower 16 bits of the addition result, while the carry-out signifies that the result exceeded the 16-bit limit.

12 Schematic




Figure 2: Schematic of RCA

13 Synthesis Design

14 Advantages

- **Speed:** CSAs significantly reduce the propagation delay since the carry is not propagated through every bit. Instead, the carry is stored and handled in the next stages.
- **Scalability:** CSAs can efficiently handle the addition of multiple operands by cascading multiple stages.

15 Applications

- **Multiplication:** CSAs are commonly used in multipliers, especially in array multipliers and Wallace tree multipliers, where multiple partial products need to be added.
- **Digital Signal Processing (DSP):** CSAs are used in DSP applications requiring fast arithmetic operations.




Figure 3: Synthesis Design of 16 Bit Carry Save Adder




Figure 4: csa block diagram

16 Example Circuit

Here's an example circuit for a single stage of a CSA:



This process is repeated for each bit position, and the carry and sum outputs are stored and used in subsequent stages.

17 Conclusion

In summary, a Carry Save Adder (CSA) is a powerful tool for performing fast, multi-operand addition, playing a crucial role in high-speed arithmetic operations in various digital circuits.