

Project 8: 16-bit Prefix Adder (Kogge-Stone Adder)

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma , Ayush Jain , Gati Goyal, Nikunj Agrawal

Created By team alpha

Contents

1	Introduction	3
2	Key Concepts	3
3	Steps in Prefix Addition	3
4	Types of Prefix Adders	3
5	Example: Kogge-Stone Adder	3
6	RTL Code	4
6.1	Testbench	6
7	Simulation Results	7
8	Schematic	7
9	Synthesis Design	7
10	Advantages	7
11	Disadvantages	8
12	Applications	8
13	Conclusion	8

Created By team alpha

1 Introduction

Prefix addition is a method used to efficiently perform binary addition by precomputing partial sums and carries, leveraging parallelism to reduce the overall computation time. This approach is fundamental in designing high-speed adders such as the Carry-Lookahead Adder (CLA), Brent-Kung Adder, and Kogge-Stone Adder.

2 Key Concepts

1. **Generate and Propagate:** Each bit in the binary addition process generates and propagates carry information.
 - **Generate (G):** A bit pair generates a carry if both bits are 1.
 - **Propagate (P):** A bit pair propagates a carry if at least one bit is 1.
2. **Carry Computation:** The carry for each bit position is computed using the generate and propagate signals. This computation can be performed in parallel for multiple bit positions.

3 Steps in Prefix Addition

1. **Preprocessing:** Compute the generate (G) and propagate (P) signals for each bit position.

$$G_i = A_i \cdot B_i$$

$$P_i = A_i + B_i$$

2. **Prefix Computation:** Compute the carry signals using a prefix tree structure.
 - The carry for each bit position is determined by combining the generate and propagate signals from previous bit positions.
 - This can be visualized as a tree where each level reduces the number of operations by combining results from the previous level.
3. **Postprocessing:** Compute the final sum for each bit position.

$$S_i = P_i \oplus C_{i-1}$$

where C_{i-1} is the carry from the previous bit position.

4 Types of Prefix Adders

1. **Carry-Lookahead Adder (CLA):** Uses the generate and propagate signals to compute carries in logarithmic time.
2. **Brent-Kung Adder:** A tree structure that balances the trade-off between speed and hardware complexity.
3. **Kogge-Stone Adder:** A highly parallel adder that provides fast addition with minimal delay at the cost of increased hardware complexity.

5 Example: Kogge-Stone Adder

The Kogge-Stone Adder is one of the fastest adders, known for its minimal depth and maximum parallelism. Here is a simplified explanation of its operation:

1. **Initialization:** Compute the generate and propagate signals for each bit.

$$G_i = A_i \cdot B_i$$

$$P_i = A_i + B_i$$

2. **Prefix Tree Computation:** Use a tree structure to compute the carry signals.

$$G_{i:j} = G_i + (P_i \cdot G_{i-1:j})$$

$$P_{i:j} = P_i \cdot P_{i-1:j}$$

At each level of the tree, combine generate and propagate signals from previous levels.

3. **Sum Computation:** Compute the final sum bits using the propagate and carry signals.

$$S_i = P_i \oplus C_{i-1}$$

The Kogge-Stone Adder reduces the carry computation to logarithmic time, significantly speeding up the addition process compared to traditional adders.

6 RTL Code

Listing 1: Kogge Stone Adder RTL Code

```
1 module project8(
2     input logic [15:0] A,
3     input logic [15:0] B,
4     input logic      Cin,
5     output logic [15:0] Sum,
6     output logic      Cout
7 );
8
9     logic [15:0] G, P;           // Generate and Propagate
10    logic [15:0] G1, P1;         // First stage
11    logic [15:0] G2, P2;         // Second stage
12    logic [15:0] G3, P3;         // Third stage
13    logic [15:0] C;              // Carry
14
15    // Generate and Propagate signals
16    assign G = A & B;
17    assign P = A ^ B;
18
19    // First stage
20    assign G1[0] = G[0];
21    assign P1[0] = P[0];
22    assign G1[1] = G[1] (P[1] & G[0]);
23    assign P1[1] = P[1] & P[0];
24    assign G1[2] = G[2] (P[2] & G[1]);
25    assign P1[2] = P[2] & P[1];
26    assign G1[3] = G[3] (P[3] & G[2]);
27    assign P1[3] = P[3] & P[2];
28    assign G1[4] = G[4] (P[4] & G[3]);
29    assign P1[4] = P[4] & P[3];
30    assign G1[5] = G[5] (P[5] & G[4]);
31    assign P1[5] = P[5] & P[4];
32    assign G1[6] = G[6] (P[6] & G[5]);
33    assign P1[6] = P[6] & P[5];
34    assign G1[7] = G[7] (P[7] & G[6]);
35    assign P1[7] = P[7] & P[6];
```

```

36  assign G1[8] = G[8]   (P[8] & G[7]);
37  assign P1[8] = P[8] & P[7];
38  assign G1[9] = G[9]   (P[9] & G[8]);
39  assign P1[9] = P[9] & P[8];
40  assign G1[10] = G[10]  (P[10] & G[9]);
41  assign P1[10] = P[10] & P[9];
42  assign G1[11] = G[11]  (P[11] & G[10]);
43  assign P1[11] = P[11] & P[10];
44  assign G1[12] = G[12]  (P[12] & G[11]);
45  assign P1[12] = P[12] & P[11];
46  assign G1[13] = G[13]  (P[13] & G[12]);
47  assign P1[13] = P[13] & P[12];
48  assign G1[14] = G[14]  (P[14] & G[13]);
49  assign P1[14] = P[14] & P[13];
50  assign G1[15] = G[15]  (P[15] & G[14]);
51  assign P1[15] = P[15] & P[14];
52
53  // Second stage
54  assign G2[1:0] = G1[1:0];
55  assign P2[1:0] = P1[1:0];
56  assign G2[2] = G1[2];
57  assign P2[2] = P1[2];
58  assign G2[3] = G1[3]  (P1[3] & G1[1]);
59  assign P2[3] = P1[3] & P1[2];
60  assign G2[4] = G1[4];
61  assign P2[4] = P1[4];
62  assign G2[5] = G1[5]  (P1[5] & G1[3]);
63  assign P2[5] = P1[5] & P1[4];
64  assign G2[6] = G1[6]  (P1[6] & G1[4]);
65  assign P2[6] = P1[6] & P1[5];
66  assign G2[7] = G1[7]  (P1[7] & G1[5]);
67  assign P2[7] = P1[7] & P1[6];
68  assign G2[8] = G1[8];
69  assign P2[8] = P1[8];
70  assign G2[9] = G1[9]  (P1[9] & G1[7]);
71  assign P2[9] = P1[9] & P1[8];
72  assign G2[10] = G1[10] (P1[10] & G1[8]);
73  assign P2[10] = P1[10] & P1[9];
74  assign G2[11] = G1[11] (P1[11] & G1[9]);
75  assign P2[11] = P1[11] & P1[10];
76  assign G2[12] = G1[12] (P1[12] & G1[10]);
77  assign P2[12] = P1[12] & P1[11];
78  assign G2[13] = G1[13] (P1[13] & G1[11]);
79  assign P2[13] = P1[13] & P1[12];
80  assign G2[14] = G1[14] (P1[14] & G1[12]);
81  assign P2[14] = P1[14] & P1[13];
82  assign G2[15] = G1[15] (P1[15] & G1[13]);
83  assign P2[15] = P1[15] & P1[14];
84
85  // Third stage
86  assign G3[3:0] = G2[3:0];
87  assign P3[3:0] = P2[3:0];
88  assign G3[4] = G2[4];
89  assign P3[4] = P2[4];
90  assign G3[5] = G2[5];
91  assign P3[5] = P2[5];
92  assign G3[6] = G2[6];
93  assign P3[6] = P2[6];

```

```

94     assign G3[7] = G2[7]   (P2[7] & G2[3]);
95     assign P3[7] = P2[7] & P2[6];
96     assign G3[8] = G2[8];
97     assign P3[8] = P2[8];
98     assign G3[9] = G2[9];
99     assign P3[9] = P2[9];
100    assign G3[10] = G2[10];
101    assign P3[10] = P2[10];
102    assign G3[11] = G2[11]   (P2[11] & G2[7]);
103    assign P3[11] = P2[11] & P2[10];
104    assign G3[12] = G2[12]   (P2[12] & G2[8]);
105    assign P3[12] = P2[12] & P2[11];
106    assign G3[13] = G2[13]   (P2[13] & G2[9]);
107    assign P3[13] = P2[13] & P2[12];
108    assign G3[14] = G2[14]   (P2[14] & G2[10]);
109    assign P3[14] = P2[14] & P2[13];
110    assign G3[15] = G2[15]   (P2[15] & G2[11]);
111    assign P3[15] = P2[15] & P2[14];
112
113    // Final stage (Carries)
114    assign C[0] = Cin;
115    assign C[1] = G[0]   (P[0] & Cin);
116    assign C[2] = G1[1]   (P1[1] & Cin);
117    assign C[3] = G2[3]   (P2[3] & Cin);
118    assign C[4] = G3[3]   (P3[3] & Cin);
119    assign C[5] = G3[4]   (P3[4] & C[1]);
120    assign C[6] = G3[5]   (P3[5] & C[2]);
121    assign C[7] = G3[6]   (P3[6] & C[3]);
122    assign C[8] = G3[7]   (P3[7] & C[4]);
123    assign C[9] = G3[8]   (P3[8] & C[5]);
124    assign C[10] = G3[9]   (P3[9] & C[6]);
125    assign C[11] = G3[10]   (P3[10] & C[7]);
126    assign C[12] = G3[11]   (P3[11] & C[8]);
127    assign C[13] = G3[12]   (P3[12] & C[9]);
128    assign C[14] = G3[13]   (P3[13] & C[10]);
129    assign C[15] = G3[14]   (P3[14] & C[11]);
130
131    // Sum and Cout
132    assign Sum = P ^ C;
133    assign Cout = G3[15]   (P3[15] & C[12]);
134
135    endmodule

```

6.1 Testbench

Listing 2: Kogge Stone Adder Testbench

```

1  module project8_tb;
2
3      logic [15:0] A, B;
4      logic      Cin;
5      logic [15:0] Sum;
6      logic      Cout;
7
8      // Instantiate the Kogge-Stone Adder
9      project8 uut (
10         .A(A),
11         .B(B),

```

```

12     .Cin(Cin),
13     .Sum(Sum),
14     .Cout(Cout)
15 );
16
17 // Test cases
18 initial begin
19     // Initialize inputs
20     A = 16'h0000; B = 16'h0000; Cin = 1'b0;
21     #10; // Wait for 10 time units
22
23     // Test case 1
24     A = 16'h1234; B = 16'h5678; Cin = 1'b0;
25     #10;
26     $display("A=%h, B=%h, Cin=%b -> Sum=%h, Cout=%b", A, B, Cin,
27             Sum, Cout);
28
29     // Test case 2
30     A = 16'hAAAA; B = 16'h5555; Cin = 1'b1;
31     #10;
32     $display("A=%h, B=%h, Cin=%b -> Sum=%h, Cout=%b", A, B, Cin,
33             Sum, Cout);
34
35     // Test case 3
36     A = 16'hFFFF; B = 16'h0001; Cin = 1'b0;
37     #10;
38     $display("A=%h, B=%h, Cin=%b -> Sum=%h, Cout=%b", A, B, Cin,
39             Sum, Cout);
40
41     // Test case 4
42     A = 16'hFFFF; B = 16'hFFFF; Cin = 1'b1;
43     #10;
44     $display("A=%h, B=%h, Cin=%b -> Sum=%h, Cout=%b", A, B, Cin,
45             Sum, Cout);
46
47     // Test case 5
48     A = 16'h8000; B = 16'h8000; Cin = 1'b0;
49     #10;
50     $display("A=%h, B=%h, Cin=%b -> Sum=%h, Cout=%b", A, B, Cin,
51             Sum, Cout);
52
53     $finish; // End simulation
54 end
55 endmodule

```

7 Simulation Results

8 Schematic

9 Synthesis Design

10 Advantages

- **Speed:** Parallel computation of carries significantly reduces addition time.




Figure 1: Simulation results of Kogge Stone Adder

- **Scalability:** Suitable for large bit-width additions due to its logarithmic time complexity.

11 Disadvantages

- **Hardware Complexity:** Increased number of logic gates and interconnections.
- **Power Consumption:** Higher power consumption due to the increased hardware complexity.

12 Applications

- **High-Speed Processors:** Used in arithmetic logic units (ALUs) and central processing units (CPUs) where fast addition is critical.
- **Digital Signal Processing (DSP):** Employed in DSP applications requiring rapid arithmetic operations.

13 Conclusion

Prefix adders provide a significant speed advantage in binary addition by leveraging parallelism and precomputing partial results. Their ability to quickly compute carries makes them essential in high-performance computing applications, despite the trade-off in hardware complexity and power consumption.




Figure 2: Schematic of Kogge Stone Adder




Figure 3: Synthesis Design of RCA