

Project 19: Carry Bypass Adder

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma, Gati Goyal , Nikunj Agrawal , Ayush Jain

Created By team alpha

Contents

| | | |
|---|-----------------------------|---|
| 1 | Introduction | 3 |
| 2 | Key Concepts | 3 |
| 3 | Steps in Carry Bypass Adder | 3 |
| 4 | Why to Choose It | 4 |
| 5 | SystemVerilog Code | 4 |
| 6 | Testbench | 5 |
| 7 | Conclusion | 8 |
| 8 | Simulation Results | 8 |
| 9 | References | 8 |

Created By team alpha

1 Introduction

The Carry Bypass Adder (CBA) speeds up addition by allowing the carry to bypass sections of the adder when all bits in a block propagate the carry. By dividing the input into blocks, the CBA reduces the delay caused by ripple-carry propagation, making it faster than traditional ripple-carry adders while maintaining moderate hardware complexity. This method balances speed and efficiency, particularly in larger bit-width additions.

2 Key Concepts

- **Block Division:** The adder divides the input bits into smaller blocks to optimize carry propagation.
- **Generate and Propagate Signals:** Each bit in a block generates a "propagate" signal, which determines if the carry can bypass the block.
- **Carry Skip Logic:** If all propagate signals in a block are true, the carry skips that block, reducing the delay.
- **Ripple Carry within Blocks:** Carry is computed using ripple-carry logic inside each block, ensuring accuracy.
- **Trade-off Between Speed and Complexity:** The CBA achieves faster operation compared to ripple-carry adders with moderate hardware complexity, making it a practical design for larger adders.

3 Steps in Carry Bypass Adder

- **Generate and Propagate Signals:**

- For each bit i , calculate the generate (G_i) and propagate (P_i) signals:

$$G_i = A_i \wedge B_i$$

$$P_i = A_i \oplus B_i$$

- **Block Division:**

- Divide the input bits into smaller blocks of size B . Each block processes a group of bits, computing carry and sum for that block.

- **Carry Calculation within Blocks:**

- Within each block, compute the carry using ripple-carry logic:

$$C_{i+1} = G_i \vee (P_i \wedge C_i)$$

- Here, C_i is the carry-in for the block.

- **Carry Bypass Logic:**

- For each block, determine if the carry can be skipped. If all propagate signals in a block are true, the carry is bypassed:

$$\text{Skip}_{\text{block}} = \text{All } P \text{ signals in block}$$

- Update the carry for the next block based on the skip condition:

$$C_{\text{next}} = \text{Skip}_{\text{block}} ? C_{\text{current}} : C_{\text{block}}$$

- **Sum Calculation:**

- Compute the sum bits for each bit i in the block:

$$S_i = P_i \oplus C_i$$

- Here, C_i is the carry for that bit.

- **Final Carry-Out:**

- The final carry-out of the adder is derived from the last block's carry output.

4 Why to Choose It

- **Improved Speed:**

- The Carry Bypass Adder significantly reduces propagation delay by allowing the carry to skip over sections of the adder where it is not needed, resulting in faster addition operations compared to traditional ripple-carry adders.

- **Moderate Hardware Complexity:**

- While it speeds up computation, the Carry Bypass Adder does not require as much hardware complexity as more advanced adders like Kogge-Stone or Brent-Kung adders. This makes it a good balance between performance and hardware resources.

- **Efficient for Larger Bit-widths:**

- The adder is particularly effective for larger bit-widths where the carry delay can become substantial. By reducing the number of carry computations, it scales well with larger data sizes.

- **Trade-off Between Speed and Complexity:**

- The CBA offers a trade-off between the speed of addition and the complexity of hardware implementation. It provides a good balance for applications where speed is crucial, but hardware resources are limited.

- **Versatility:**

- The Carry Bypass Adder can be used in various digital systems and is suitable for applications where performance improvements are necessary without a significant increase in complexity.

5 SystemVerilog Code

Listing 1: Carry Bypass Adder RTL Code

```

1 module carry_bypass_adder #(parameter WIDTH = 16, parameter BLOCK_SIZE
  = 4) (
2     input  logic [WIDTH-1:0] A, B,    // Inputs: A and B are binary
      numbers
3     input  logic Cin,                // Carry in
4     output logic [WIDTH-1:0] Sum,    // Output: Sum of A and B
5     output logic Cout               // Carry out
6 );
7
8 // Internal signals for carry, propagate, generate
9 logic [WIDTH-1:0] P, G;
10 logic [(WIDTH/BLOCK_SIZE)-1:0] carry_skip; // Signals for carry
    skip condition
11 logic [WIDTH:0] carry; // Carry signals (including final carry
    out)

```

```

12
13     assign carry[0] = Cin;    // Initial carry input
14
15     // Step 1: Generate and propagate signals
16     always_comb begin
17         for (int i = 0; i < WIDTH; i++) begin
18             P[i] = A[i] ^ B[i];    // Propagate signal
19             G[i] = A[i] & B[i];    // Generate signal
20         end
21     end
22
23     // Step 2: Ripple carry and bypass carry logic
24     always_comb begin
25         for (int i = 0; i < WIDTH; i++) begin
26             if (i % BLOCK_SIZE == 0) begin
27                 // First bit of the block: carry ripple from the
28                 // previous block or Cin
29                 carry[i+1] = G[i] | (P[i] & carry[i]);
30             end else begin
31                 // Ripple carry within the block
32                 carry[i+1] = G[i] | (P[i] & carry[i]);
33             end
34         end
35
36         // Carry bypass for each block
37         for (int j = 0; j < (WIDTH / BLOCK_SIZE); j++) begin
38             carry_skip[j] = &P[j*BLOCK_SIZE +: BLOCK_SIZE];    // Skip
39             // condition: all bits propagate
40             if (carry_skip[j]) begin
41                 carry[(j+1)*BLOCK_SIZE] = carry[j*BLOCK_SIZE];    //
42                 // Skip carry to the next block
43             end
44         end
45
46         // Step 3: Compute the sum bits
47         always_comb begin
48             for (int i = 0; i < WIDTH; i++) begin
49                 Sum[i] = P[i] ^ carry[i];    // Sum = Propagate XOR Carry
50             end
51         end
52
53         assign Cout = carry[WIDTH];    // Final carry-out
54     end
55 endmodule

```

6 Testbench

Listing 2: Carry Bypass Adder Testbench

```

1 module tb_carry_bypass_adder;
2
3     // Parameters
4     parameter WIDTH = 16;
5     parameter BLOCK_SIZE = 4;
6
7     // Inputs

```

```

8     logic [WIDTH-1:0] A, B;
9     logic Cin;
10
11    // Outputs
12    logic [WIDTH-1:0] Sum;
13    logic Cout;
14
15    // Instantiate the Unit Under Test (UUT)
16    carry_bypass_adder #(WIDTH, BLOCK_SIZE) uut (
17        .A(A),
18        .B(B),
19        .Cin(Cin),
20        .Sum(Sum),
21        .Cout(Cout)
22    );
23
24    // Test stimulus
25    initial begin
26        // Test case 1
27        A = 16'h1234;
28        B = 16'h5678;
29        Cin = 1'b0;
30        #10;
31        $display("TC1: A = %h, B = %h, Cin = %b -> Sum = %h, Cout = %b", A, B, Cin, Sum, Cout);
32
33        // Test case 2
34        A = 16'hFFFF;
35        B = 16'h0001;
36        Cin = 1'b0;
37        #10;
38        $display("TC2: A = %h, B = %h, Cin = %b -> Sum = %h, Cout = %b", A, B, Cin, Sum, Cout);
39
40        // Test case 3
41        A = 16'hAAAA;
42        B = 16'h5555;
43        Cin = 1'b1;
44        #10;
45        $display("TC3: A = %h, B = %h, Cin = %b -> Sum = %h, Cout = %b", A, B, Cin, Sum, Cout);
46
47        // Test case 4
48        A = 16'h0FFF;
49        B = 16'hF000;
50        Cin = 1'b0;
51        #10;
52        $display("TC4: A = %h, B = %h, Cin = %b -> Sum = %h, Cout = %b", A, B, Cin, Sum, Cout);
53
54        // End simulation
55        $stop;
56    end
57
58 endmodule

```




Figure 1: Schematic of Carry Bypass Adder




Figure 2: Synthesis of Carry Bypass Adder

7 Conclusion

The **Carry Bypass Adder (CBA)** is a highly effective addition technique that balances speed and hardware complexity. By allowing the carry to bypass certain sections of the adder, it significantly reduces propagation delay compared to traditional ripple-carry adders. This results in faster arithmetic operations, particularly beneficial for larger bit-width additions.

While not as complex as advanced adders like Kogge-Stone or Brent-Kung, the CBA offers a practical compromise between performance and resource usage. Its efficient design makes it suitable for various digital systems where both speed and moderate hardware complexity are important. Overall, the Carry Bypass Adder stands out as a versatile and efficient choice for high-speed addition tasks.

8 Simulation Results




Figure 3: Simulation of Carry Bypass Adder

9 References

1. H. M. K. G. C. Smith, *Digital Design and Computer Architecture*, Wiley, 2008.
2. R. H. Katz, *Contemporary Logic Design*, 2nd ed., Addison-Wesley, 2008.
3. J. P. Hayes, *Digital Design: An Introduction to the Logic of Digital Circuits*, McGraw-Hill, 2004.
4. R. S. H. C. Chien, *High-Speed Digital Design: A Handbook of Black Magic*, Prentice-Hall, 1999.
5. D. P. H. M. Morris, *Digital Logic Design: Principles and Practices*, Springer, 2010.