## **Project 105: UART Protocol**

**A Comprehensive Study of Advanced Digital Circuits** 

By: Gati Goyal ,Abhishek Sharma, Nikunj Agrawal, Ayush Jain

Documentation Specialist: Dhruv Patel & Nandini Maheshwari

Created By Team Alpha

### **Contents**

1	Introduction	3
2	Background	3
3	Structure and Operation 3.1 Key Components	3
4	Implementation in System Verilog	4
5	Test Bench	9
6	Advantages and Disadvantages 6.1 Advantages	
7	Simulation Results	13
8	Schematic	14
9	Synthesis Design	15
10	Conclusion	16
11	Frequently Asked Questions (FAQs) 11.1 What is UART?	16 16
	11.2 How does UART communication work?	16
	11.3 What are the key components of UART?	17
	11.4 What are the typical applications of UART?	17
	11.5 What are the advantages of using UART?	17
	11.6 What are the challenges associated with UART?	
	11.7 How does UART differ from other communication protocols like SPI or I2C?	
	11.8 Can UART support multiple devices?	
	11.9 How does UART handle error detection?	18

#### 1 Introduction

The Universal Asynchronous Receiver-Transmitter (UART) is a widely used communication protocol for serial data transmission between devices. It enables asynchronous communication, meaning that data is sent one bit at a time, with the timing determined by the baud rate rather than a shared clock. UART is fundamental in many embedded systems and digital devices for transmitting and receiving data without the need for complex synchronization.

In UART, data transmission typically involves a start bit, followed by a sequence of data bits, an optional parity bit for error checking, and a stop bit to signify the end of the data frame. The protocol allows devices to communicate over a single wire, using standard baud rates to control the speed of transmission. Its simplicity, combined with low resource requirements, makes it ideal for embedded applications such as sensor data communication, microcontroller interfacing, and debugging.

While UART generally handles unsigned binary data, its fundamental principle of serial data transmission is central to many digital systems. The protocol's simplicity and reliability make it an essential tool in the development of systems where straightforward, low-overhead communication is needed.

### 2 Background

The Universal Asynchronous Receiver-Transmitter (UART) is a serial communication protocol widely used for transmitting data between devices. UART operates asynchronously, meaning that data is transmitted one bit at a time without the need for a shared clock signal. This simplifies communication in embedded systems, as devices do not need to be synchronized with each other beyond the agreement on a common baud rate.

The UART protocol involves a simple frame structure, typically consisting of a start bit, data bits, an optional parity bit for error checking, and stop bits to indicate the end of the transmission. The data bits can range from 5 to 9 bits, with the start bit signaling the beginning of the data transfer and the stop bit marking the end of the transmission.

In UART communication, the timing for sending and receiving bits is determined by the baud rate, which must be the same on both transmitting and receiving devices to ensure proper data reception. The simplicity and reliability of UART make it particularly well-suited for low-speed, short-distance communication, such as interfacing microcontrollers with sensors, external devices, and other embedded systems.

While UART is primarily used for unsigned binary data, it is commonly used for communication in various applications, including debugging, serial data transfer, and control systems. The protocol's straightforward design and widespread support in embedded systems make it a versatile choice for many communication needs.

### 3 Structure and Operation

The Universal Asynchronous Receiver-Transmitter (UART) is designed for serial communication, transmitting and receiving data one bit at a time. Its structure involves several key components that work together to enable reliable data transmission and reception between devices.

#### 3.1 Key Components

- **Transmitter**: The component responsible for converting parallel data (from a microcontroller or system) into a serial stream, which is then sent bit-by-bit over a single communication line.
- **Receiver**: The counterpart of the transmitter, it receives the serial data, converts it back into parallel form, and passes it to the receiving system.
- **Shift Register**: Used in both the transmitter and receiver, this component shifts the data bits one by one into or out of the system at the correct baud rate.
- Baud Rate Generator: Controls the timing for data transmission and reception, ensuring that both devices communicate at the same speed (baud rate).

- Start, Data, and Stop Bits: The start bit indicates the beginning of the transmission, the data bits represent the transmitted data, and the stop bit(s) signal the end of the transmission.
- Parity Bit (optional): Used for error detection, the parity bit can be even or odd, and it ensures that the number of ones in the transmitted data follows the specified parity scheme.

The operation of the UART protocol can be summarized as follows:

- 1. **Data Transmission Initialization**: In the transmitter, parallel data (often from a microcontroller register) is prepared for serial transmission. The start bit is added, followed by the data bits, optional parity bit, and stop bits.
- 2. **Serial Bit Transmission**: The transmitter shifts each bit from the data register one at a time, starting with the start bit, followed by the data bits, parity bit (if used), and ending with the stop bit. The data is transmitted at the specified baud rate.
- 3. **Data Reception**: On the receiving end, the receiver listens for a start bit, which indicates the beginning of incoming data. The receiver shifts each bit one by one, storing them in a shift register.
- 4. **Data Conversion**: After receiving all the data bits (and the optional parity bit), the receiver converts the serial data back into parallel format, making it accessible to the receiving device.
- 5. **Error Detection (optional)**: If a parity bit is used, the receiver checks it against the received data to detect any errors in transmission. If errors are found, the data may be discarded or flagged for retransmission.
- 6. **Output Data**: After the data is shifted and error checking is completed (if applicable), the receiver outputs the parallel data for use by the receiving device.

The UART protocol is simple, yet effective, for reliable, low-speed serial communication. It is used in a variety of applications, such as microcontroller communication, sensor data acquisition, and serial debugging. The protocol's flexibility with respect to baud rate, data bits, parity, and stop bits makes it adaptable to a wide range of devices and systems.

### 4 Implementation in System Verilog

The following RTL code implements the Uart Protocol for the Transmitter Module in System Verilog:

Listing 1: Uart Protocol for Transmitter Module

```
2 module uart tx1 (
      input wire clk,
      input wire rst,
      input wire baud_tick,
      input wire [7:0] data_in,
      input wire send,
      output reg tx_serial,
      output reg tx_done
10 );
      // State encoding
11
      typedef enum logic [2:0] {IDLE, START, DATA, STOP} state_t;
      state_t current_state, next_state;
13
14
      reg [3:0] bit_index; // To track the current bit being sent
15
      reg [7:0] shift_reg; // Shift register for data transmission
      // State transition logic
      always_ff @(posedge clk or posedge rst) begin
          if (rst) begin
              current_state <= IDLE; // Initialize to IDLE on reset
```

```
tx_serial <= 1; // Idle state is high</pre>
22
               tx_done <= 0; // Reset tx_done</pre>
23
               bit_index <= 0; // Reset bit index
           end else begin
               current_state <= next_state; // Update current state on</pre>
                  clock edge
           end
      end
29
      // State machine logic
30
      always_comb begin
          // Default assignments to avoid latches
32
          next_state = current_state;
           case (current_state)
               IDLE: begin
                   if (send) begin
37
                        next_state = START; // Transition to START on send
38
                   end
               end
41
               START: begin
                    next_state = DATA; // Transition to DATA after start
               end
               DATA: begin
                   if (baud_tick) begin
                        if (bit_index == 7) begin
                            next_state = STOP; // Move to STOP after the
                                last data bit
                        end
50
                   end
51
               end
53
               STOP: begin
                   if (baud_tick) begin
                        next_state = IDLE; // Return to IDLE after stop bit
                   end
57
               end
58
59
               default: next_state = IDLE;
           endcase
61
      end
62
      // Output and data handling
      always_ff @(posedge clk) begin
65
          case (current_state)
66
               IDLE: begin
                   tx_done <= 0;
                   if (send) begin
69
                        shift_reg <= data_in; // Load data</pre>
                        bit_index <= 0;
                        tx_serial <= 1; // Idle state for serial line
72
                   end
73
               end
74
75
               START: begin
```

```
tx_serial <= 0; // Start bit
                end
78
                DATA: begin
                    if (baud_tick) begin
81
                         tx_serial <= shift_reg[bit_index]; // Transmit</pre>
                            current bit
                         bit_index <= bit_index + 1; // Move to the next bit
                    end
84
               end
85
                STOP: begin
                    if (baud_tick) begin
                         tx_serial <= 1; // Stop bit</pre>
                         tx_done <= 1; // Indicate completion</pre>
                    end
               end
92
           endcase
93
      end
96 endmodule
```

The following RTL code implements the Uart protocol for the baud generator for 50Mhz Clock Frequency with 9600 Baud Rate in System Verilog:

Listing 2: baud generator for 50Mhz Clock Frequency with 9600 Baud Rate

```
2 module baud_generator (parameter BAUD_RATE = 9600, CLOCK_FREQ =
     50000000)(
      input wire clk,
      input wire rst,
      output reg baud_tick
6 );
      localparam TICKS = CLOCK FREQ / BAUD RATE;
      reg [15:0] tick_counter;
9
10
11
      always @(posedge clk or posedge rst) begin
           if (rst) begin
               tick_counter <= 0;
               baud_tick <= O;
           end else begin
               if (tick_counter == TICKS - 1) begin
                   tick_counter <= 0;
                   baud_tick <= 1;
18
               end else begin
                   tick_counter <= tick_counter + 1;</pre>
                   baud_tick <= 0;</pre>
21
               end
22
           end
      end
25 endmodule
```

The following RTL code implements the Uart protocol for the Receiver Module in System Verilog:

Listing 3: Receiver Module for Uart Protocol

```
module uart_rx1 (
input wire clk,
input wire rst,
input wire rx_serial,
```

```
input wire baud_tick,
5
      output reg [7:0] data_out,
6
      output reg rx_done
8 );
      typedef enum logic [2:0] {IDLE, START, DATA, STOP} state_t;
10
      state_t current_state, next_state;
11
      reg [3:0] bit_index; // To track the current bit being received
13
      reg [7:0] shift_reg; // Shift register for received data
14
15
      // State transition logic
16
      always_ff @(posedge clk or posedge rst) begin
17
           if (rst) begin
               current_state <= IDLE; // Initialize to IDLE on reset</pre>
               rx_done <= 0; // Reset rx_done
20
               shift_reg <= 0; // Reset shift register
21
               bit_index <= 0; // Reset bit index
22
               $display ("Time: %0t | Reset: Moving to IDLE state", $time);
           end else begin
24
               current_state <= next_state; // Update current state on</pre>
                  clock edge
           end
      end
27
28
      // State machine logic
29
      always_ff @(posedge clk) begin
           case (current state)
31
               IDLE: begin
                   rx_done <= 0; // Reset rx_done in IDLE
                   if (~rx_serial) begin // Start bit is low
                        next_state <= START;</pre>
35
                        $display("Time: %0t | Start bit detected, moving
36
                           to START state", $time);
                   end else begin
37
                        next_state <= IDLE;</pre>
38
                   end
               end
               START: begin
42
                   if (baud_tick) begin
43
                        next_state <= DATA; // Move to data state after</pre>
                           start bit
                        bit index <= 0; // Reset bit index
                        $display("Time: %0t | Start bit received", $time);
                   end else begin
                        next_state <= START; // Wait for baud tick</pre>
48
                   end
49
               end
               DATA: begin
52
                   if (baud tick) begin
53
                        shift_reg <= {rx_serial, shift_reg [7:1]}; // Shift</pre>
                           in the received bit
                        $display("Time: %0t | Received Data Bit %b: %b",
55
                           $time, bit_index, rx_serial);
                        if (bit_index == 7) begin
                            next_state <= STOP; // Move to STOP state</pre>
```

```
after last data bit
                            $display("Time: %0t | Last data bit received,
                               moving to STOP state", $time);
                        end else begin
                            bit_index <= bit_index + 1; // Move to next bit
60
                            next state <= DATA;
61
                        end
                   end else begin
63
                        next_state <= DATA; // Wait for baud tick</pre>
64
                   end
65
               end
               STOP: begin
68
                   if (baud_tick) begin
                        if (rx_serial == 1) begin // Stop bit should be
                           high
                            data_out <= shift_reg;</pre>
                                                      // Load received data
71
                            rx_done <= 1;
                                                      // Indicate reception
72
                               is done
                            $display("Time: %0t | Stop bit received,
                               data_out: %h", $time, data_out);
                        end else begin
                            $display("Time: %0t | Error: Stop bit not
                               high", $time);
                        end
                        next_state <= IDLE; // Move back to IDLE state</pre>
                   end else begin
                        next state <= STOP; // Wait for baud tick
                   end
80
               end
               default: next_state <= IDLE;
83
          endcase
84
      end
85
86 endmodule
    The following RTL code implements the Uart protocol in System Verilog:
                                Listing 4: Uart Protocol
2 module uart_protocol1 #(
      parameter BAUD_RATE = 9600,
      parameter CLOCK_FREQ = 50000000
5)(
      input wire clk,
      input wire rst,
      input wire [7:0] tx_data,
                                    // Data to transmit
8
      input wire tx_start,
                                        Signal to start transmission
                                    //
9
                                    // Serial input for receiver
      input wire rx_serial,
10
                                    // Serial output for transmitter
      output wire tx_serial,
      output wire [7:0] rx_data,
                                    // Received data output
12
      output wire tx_done,
                                    // Transmission done flag
13
      output wire rx_done
                                    // Reception done flag
14
15 );
16
      // Internal signals
17
      wire baud_tick;
18
      // Instantiate baud generator
```

```
baud_generator #(
21
           .BAUD_RATE (BAUD_RATE),
22
           .CLOCK_FREQ (CLOCK_FREQ)
23
      ) baud_gen_inst (
           .clk(clk),
           .rst(rst),
           .baud_tick(baud_tick)
      );
28
29
      // Instantiate UART transmitter
30
      uart_tx1 uart_tx_inst (
           .clk(clk),
32
           .rst(rst),
33
           .baud_tick(baud_tick),
           .data_in (tx_data),
           .send(tx_start),
36
           .tx_serial(tx_serial),
37
           .tx_done(tx_done)
38
      );
      // Instantiate UART receiver
41
      uart_rx1 uart_rx_inst (
           .clk(clk),
           .rst(rst),
           .rx_serial( rx_serial),
45
           .baud_tick(baud_tick),
           .data_out(rx_data),
           .rx_done(rx_done)
48
      );
49
51 endmodule
```

### 5 Test Bench

The following test bench verifies the functionality of the Receiver Module Testbench:

Listing 5: Receiver Module Testbench

```
//its rx testbench

₃ module tb1_uart;

      // Parameters for baud rate and clock frequency
      parameter BAUD_RATE = 9600;
      parameter CLOCK_FREQ = 50000000;
      // Signals
      reg clk;
11
      reg rst;
12
      reg rx_serial;
      reg baud_tick;
      wire [7:0] data_out;
      wire rx_done;
16
17
      // Instantiate the receiver module
      uart_rx1 uut (
19
          .clk(clk),
20
```

```
.rst(rst),
21
           .rx_serial( rx_serial),
22
           .baud_tick (baud_tick),
23
           .data_out(data_out),
           . rx_done (rx_done)
25
      );
26
      // Instantiate the baud generator
28
      baud_generator #(
29
           .BAUD_RATE (BAUD_RATE),
30
           . CLOCK_FREQ (CLOCK_FREQ)
      ) baud_gen (
32
           .clk(clk),
33
           .rst(rst),
           .baud_tick(baud_tick)
      );
36
37
      // Clock generation
38
      always #10 clk = ~clk; // 50 MHz clock
40
      // Serial transmission task
41
      task send_serial_data(input [7:0] data);
           integer i;
           begin
44
               // Send start bit (0)
45
               rx_serial = 0;
               @(posedge baud_tick);
               // Send 8 data bits (LSB first)
               for (i = 0; i < 8; i = i + 1) begin
                    rx_serial = data[i];
51
                    @(posedge baud_tick);
52
               end
53
               // Send stop bit (1)
55
               rx_serial = 1;
56
               @(posedge baud_tick);
57
           end
      endtask
59
60
      // Testbench procedure
61
      initial begin
62
           // Initialize signals
63
           clk = 0;
           rst = 1;
           rx_serial = 1; // Idle state for serial line
           #50 rst = 0;
                           // Release reset
67
68
           // Wait for some time
           #100;
71
           // Transmit first byte: 0xAA
           $display("Time: %0t | Sending byte: 0xAA", $time);
           send_serial_data (8'hAA);
           wait(rx_done);
75
           $display("Time: %0t | Received byte: 0x%h | rx_done: %b",
76
              $time , data_out , rx_done );
```

```
// Transmit second byte: 0xCC
78
           #100; // Wait before sending next byte
           $display("Time: %0t | Sending byte: 0xCC", $time);
80
           send_serial_data (8'hCC);
           wait(rx_done);
82
           $display("Time: %0t | Received byte: 0x%h | rx_done: %b",
               $time , data_out , rx_done );
           // End simulation
85
           #100;
86
           $finish;
      end
89 endmodule
    The following test bench verifies the functionality of the Uart Protocol Testbench
                             Listing 6: Uart Protocol Testbench
      'timescale 1ns/1ps
4 module tb_uart_protocol1;
      // Parameters
      parameter BAUD_RATE = 9600;
      parameter CLOCK_FREQ = 50000000;
      // Signals
9
      reg clk;
      reg rst;
11
      reg [7:0] tx_data;
12
      reg tx_start;
13
      wire tx_serial;
      wire [7:0] rx_data;
15
      wire tx_done;
16
17
      wire rx_done;
      reg rx_serial;
19
      // Clock generation
20
      initial begin
21
           clk = 0;
           forever #10 clk = ~clk; // 50 MHz clock
23
      end
24
25
      // Instantiate the UART protocol module
      uart_protocol1 #(
27
           .BAUD_RATE (BAUD_RATE),
28
           .CLOCK_FREQ (CLOCK_FREQ)
      ) uut (
30
           .clk(clk),
31
           .rst(rst),
32
           .tx_data(tx_data),
           .tx_start(tx_start),
           .rx_serial(rx_serial),
35
           .tx_serial(tx_serial),
           .rx_data(rx_data),
           .tx_done(tx_done),
38
           .rx_done(rx_done)
39
      );
40
```

// Task for applying reset

```
task apply_reset();
43
          begin
44
               rst = 1;
45
               #100; // Hold reset for 100 ns
               rst = 0;
47
          end
      endtask
      // Task to send and verify UART data
51
      task send_data(input [7:0] data_to_send);
52
          begin
               tx_data = data_to_send;
               tx_start = 1;
55
               #20 tx_start = 0; // Clear start signal
               wait(tx_done); // Wait until transmission is done
58
               $display("Time: %0t | Sent Data: 0x%02h", $time,
59
                  data_to_send);
               wait(rx done); // Wait until reception is done
61
               if (rx_data == data_to_send) begin
62
                   $display("Time: %0t | Received Data: 0x%02h | Test
                       Passed", $time, rx_data);
               end else begin
                   $fatal("Time: %0t | Received Data: 0x%02h | Test
65
                       Failed", $time, rx_data);
               end
          end
      endtask
68
      // Loopback: Drive RX serial input with TX serial output
      always @(posedge clk) begin
71
          rx_serial <= tx_serial;</pre>
72
      end
      // Testbench logic
75
      initial begin
76
           $display("Starting UART Protocol Testbench...");
          // Apply reset
79
80
          apply_reset();
          // Test case 1: Send OxAA
          send_data (8'hAA);
83
          // Test case 2: Send 0x3C
          send_data (8'h3C);
86
87
          // Simulation complete
88
          $display ("Simulation Complete: All tests passed.");
          #100 $finish;
90
      end
91
92 endmodule
```

### 6 Advantages and Disadvantages

#### 6.1 Advantages

- **Simplicity**: UART communication is straightforward to implement, requiring only a minimal number of control signals (start, data, stop bits) and a shared baud rate for communication.
- Low Cost: UART uses a simple design with fewer components compared to more complex communication protocols, making it cost-effective for many embedded systems.
- No Need for Synchronization: Since UART is asynchronous, devices don't need to share a clock signal, simplifying the hardware and making it easier to implement across different systems.
- **Wide Compatibility**: UART is widely supported by most microcontrollers, computers, and peripheral devices, making it a versatile communication protocol in embedded systems.
- Error Detection (optional): UART supports optional parity bits for error detection, allowing for simple error checking and ensuring data integrity during transmission.

#### 6.2 Disadvantages

- **Limited Speed**: UART is typically slower compared to other communication protocols like SPI or I2C, making it less suitable for high-speed data transmission.
- **Short Range**: The distance over which UART can reliably transmit data is limited due to the absence of a clock signal, especially at higher baud rates.
- Limited Scalability: UART is designed for point-to-point communication, which means it is not ideal for connecting multiple devices in a network without additional multiplexing or bus management techniques.
- No Built-In Synchronization: Since it operates asynchronously, the baud rate must be carefully matched between transmitting and receiving devices. Mismatched baud rates can result in data loss or corruption.
- Requires Manual Error Handling: Although the optional parity bit allows for error detection, UART does not have built-in mechanisms for error correction, meaning retransmission or other corrective actions must be implemented manually.

#### 7 Simulation Results




Figure 1: Simulation results of UART Result TCL Console-1




Figure 2: Simulation results of UART Result TCL Console-2



Figure 3: Simulation results of Output for Uart Protocol

### 8 Schematic Design




Figure 4: Schematic of Uart Protocol

### 9 Synthesis Design




Figure 5: Synthesis of Uart Protocol

#### 10 Conclusion

The UART protocol is a widely used and simple communication standard that enables reliable serial data transmission between devices. It operates asynchronously, transmitting data bit-by-bit, which allows devices to communicate without needing a shared clock signal. Its simplicity, ease of implementation, and low resource requirements make UART a popular choice in many embedded systems and applications that require low-speed, point-to-point communication.

While UART offers significant advantages such as low cost, wide compatibility, and simplicity, it also has certain limitations, including slower data transmission speeds, limited range, and scalability concerns in multi-device communication. Despite these drawbacks, UART remains an essential protocol for many applications, including microcontroller interfacing, sensor data acquisition, debugging, and more. Its optional error detection feature, using parity bits, further enhances its reliability in data transmission.

In conclusion, UART continues to be a versatile and widely adopted communication protocol in embedded systems, offering a straightforward solution for serial communication with minimal overhead, making it indispensable in numerous digital systems.

### 11 Frequently Asked Questions (FAQs)

#### 11.1 What is UART?

The Universal Asynchronous Receiver-Transmitter (UART) is a communication protocol that en-ables asynchronous serial data transmission between devices, sending data one bit at a time without requiring a shared clock signal.

#### 11.2 How does UART communication work?

In UART communication, data is transmitted starting with a start bit, followed by data bits, an optional parity bit for error detection, and stop bits. The receiver then reconstructs the data based on the predefined baud rate.

#### 11.3 What are the advantages of using UART?

Advantages include its **simplicity**, **low cost**, **reliable data transmission**, **no need for synchronization**, **wide compatibility**, and optional **error detection** using parity bits.

#### 11.4 What are the challenges associated with UART?

Challenges include **limited transmission speed**, **short communication range**, **limited scalability** (point-to-point communication), and the need for careful matching of baud rates between devices to ensure reliable data transmission.

# 11.5 How does UART differ from other communication protocols like SPI or I2C?

UART operates asynchronously with a single data line for transmission, whereas SPI and I2C are synchronous protocols that require additional lines and can support communication with multiple devices. UART is simpler but slower compared to these protocols.

### 11.6 Can UART support multiple devices?

UART is designed for **point-to-point communication**, meaning it is typically used to connect only two devices. However, it can support multiple devices with additional multiplexing or bus management schemes.

### 11.7 How does UART handle error detection?

UART can use an optional **parity bit** to detect errors during transmission. It supports **even** or **odd** parity, and the receiver can check if the number of ones in the data matches the expected parity.