

Project 6: Carry Skip Adders

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma , Gati Goyal , Nikunj Agrawal , Ayush Jain

Created By Abhishek Sharma

Contents

1	Introduction	3
2	Structure and Operation	3
3	Propagate and Generate Signals	3
4	Carry Skip Logic	3
5	Example: 16-bit Carry-Skip Adder	3
6	Circuit Diagram	4
7	RTL Code	4
7.1	Testbench	7
7.2	Simulation Results	8
7.3	Schematic	8
7.4	Synthesis Design	8
8	Advantages	8
9	Applications	8
10	Carry Skip Adder (CSKA) - csea16 Module	9
10.1	Description	12
11	4-bit Ripple Carry Adder (RCA4) - rca4 Module	12
11.1	Description	13
12	Full Adder - FullAdder Module	13
12.1	Description	13
13	2-to-1 Multiplexer with 4-bit Inputs - mux21x4 Module	13
13.1	Description	14
14	Conclusion	14

1 Introduction

A Carry-Skip Adder (CSA) is a type of adder designed to improve the speed of binary addition by allowing the carry bit to skip certain groups of bits under specific conditions, reducing the overall propagation delay. It combines elements of both Ripple Carry Adders and Carry-Lookahead Adders.

2 Structure and Operation

The Carry-Skip Adder is divided into multiple blocks or groups of bits. Each block generates its own carry-out signal, but the carry-out signal can skip over an entire block if certain conditions are met. This structure enables the adder to bypass blocks where the carry does not change, thereby reducing the delay.

- **Groups:** The adder is divided into k groups, each containing n bits.
- **Ripple Carry Adders within Groups:** Each group uses a simple Ripple Carry Adder to compute the sum and carry within the group.
- **Skip Logic:** Each group includes skip logic to determine if the carry can bypass the group. The skip condition is that all the propagate signals within the group are true.

3 Propagate and Generate Signals

- **Generate (G):** Indicates whether a carry is generated at a particular bit position.

$$G_i = A_i \wedge B_i \quad (1)$$

- **Propagate (P):** Indicates whether a carry will be propagated through a particular bit position.

$$P_i = A_i \oplus B_i \quad (2)$$

4 Carry Skip Logic

For a group to allow the carry to skip through it, the propagate condition for all bits within the group must be true:

$$P_{group} = P_i \wedge P_{i+1} \wedge \dots \wedge P_{i+n-1} \quad (3)$$

If P_{group} is true, the carry-in for the group will be the same as the carry-out, allowing the carry to bypass the group.

5 Example: 16-bit Carry-Skip Adder

Consider a 16-bit Carry-Skip Adder divided into four groups, each containing 4 bits.

- **Group 1 (Bits 0-3):** Ripple Carry Adder for bits 0 to 3. Skip logic checks $P_0 \wedge P_1 \wedge P_2 \wedge P_3$.
- **Group 2 (Bits 4-7):** Ripple Carry Adder for bits 4 to 7. Skip logic checks $P_4 \wedge P_5 \wedge P_6 \wedge P_7$.
- **Group 3 (Bits 8-11):** Ripple Carry Adder for bits 8 to 11. Skip logic checks $P_8 \wedge P_9 \wedge P_{10} \wedge P_{11}$.
- **Group 4 (Bits 12-15):** Ripple Carry Adder for bits 12 to 15. Skip logic checks $P_{12} \wedge P_{13} \wedge P_{14} \wedge P_{15}$.

6 Circuit Diagram

The circuit diagram would involve multiple ripple carry adders connected in sequence with skip logic in place to allow carry to bypass groups.

Group 1:	Group 2:	Group 3:	Group 4:
Ripple Carry	Ripple Carry	Ripple Carry	Ripple Carry
Adder	Adder	Adder	Adder

Skip Logic --> Skip Logic --> Skip Logic --> Skip Logic

7 RTL Code

Listing 1: 16 Bit Cary Skip Adder RTL Code

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer: abhishek sharma
5 //
6 // Create Date: 18.08.2024 15:24:38
7 // Design Name:
8 // Module Name: csea16
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module csea16 (
22     input logic [15:0] A, B,
23     input logic Cin,
24     output logic [15:0] Sum,
25     output logic Cout
26 );
27
28     logic [3:0] Sum0_0, Sum0_1, Sum1_0, Sum1_1, Sum2_0, Sum2_1;
29     logic c4, g4, p4;
30     logic c8, g8, p8;
31     logic c12, g12, p12;
32     logic w1, w2, w3;
33
34     // Instantiate 4-bit ripple carry adders
35     rca4 rca1 (
36         .Sum(Sum[3:0]),
37         .Cout(c4),
38         .A(A[3:0]),
39         .B(B[3:0]),
40         .Cin(Cin)
41     );
42
```

```

43     rca4 rca2 (
44         .Sum(Sum0_0),
45         .Cout(g4),
46         .A(A[7:4]),
47         .B(B[7:4]),
48         .Cin(1'b0)
49     );
50
51     rca4 rca3 (
52         .Sum(Sum0_1),
53         .Cout(p4),
54         .A(A[7:4]),
55         .B(B[7:4]),
56         .Cin(1'b1)
57     );
58
59     rca4 rca4 (
60         .Sum(Sum1_0),
61         .Cout(g8),
62         .A(A[11:8]),
63         .B(B[11:8]),
64         .Cin(1'b0)
65     );
66
67     rca4 rca5 (
68         .Sum(Sum1_1),
69         .Cout(p8),
70         .A(A[11:8]),
71         .B(B[11:8]),
72         .Cin(1'b1)
73     );
74
75     rca4 rca6 (
76         .Sum(Sum2_0),
77         .Cout(g12),
78         .A(A[15:12]),
79         .B(B[15:12]),
80         .Cin(1'b0)
81     );
82
83     rca4 rca7 (
84         .Sum(Sum2_1),
85         .Cout(p12),
86         .A(A[15:12]),
87         .B(B[15:12]),
88         .Cin(1'b1)
89     );
90
91     // Carry Skip Logic
92     and a1 (w1, c4, p4);
93     or o1 (c8, w1, g4);
94     mux21x4 mux1 (
95         .Y(Sum[7:4]),
96         .A0(Sum0_0),
97         .A1(Sum0_1),
98         .S(c4)
99     );
100

```

```

101     and a2 (w2, c8, p8);
102     or  o2 (c12, w2, g8);
103     mux21x4 mux2 (
104         .Y(Sum[11:8]),
105         .A0(Sum1_0),
106         .A1(Sum1_1),
107         .S(c8)
108     );
109
110     and a3 (w3, c12, p12);
111     or  o3 (Cout, w3, g12);
112     mux21x4 mux3 (
113         .Y(Sum[15:12]),
114         .A0(Sum2_0),
115         .A1(Sum2_1),
116         .S(c12)
117     );
118
119     endmodule // csea16
120     module rca4 (
121         input  logic [3:0] A, B,
122         input  logic Cin,
123         output logic [3:0] Sum,
124         output logic Cout
125     );
126
127     logic [3:0] carry;
128
129     FullAdder fa0 (
130         .A(A[0]),
131         .B(B[0]),
132         .Cin(Cin),
133         .Sum(Sum[0]),
134         .Cout(carry[0])
135     );
136
137     FullAdder fa1 (
138         .A(A[1]),
139         .B(B[1]),
140         .Cin(carry[0]),
141         .Sum(Sum[1]),
142         .Cout(carry[1])
143     );
144
145     FullAdder fa2 (
146         .A(A[2]),
147         .B(B[2]),
148         .Cin(carry[1]),
149         .Sum(Sum[2]),
150         .Cout(carry[2])
151     );
152
153     FullAdder fa3 (
154         .A(A[3]),
155         .B(B[3]),
156         .Cin(carry[2]),
157         .Sum(Sum[3]),
158         .Cout(Cout)

```

```

159 );
160
161 endmodule // rca4
162 module FullAdder (
163     input  logic A,
164     input  logic B,
165     input  logic Cin,
166     output logic Sum,
167     output logic Cout
168 );
169
170     assign Sum  = A ^ B ^ Cin;
171     assign Cout = (A & B)  (Cin & (A ^ B));
172
173 endmodule // FullAdder
174 module mux21x4 (
175     input  logic [3:0] A0, A1,
176     input  logic S,
177     output logic [3:0] Y
178 );
179
180     assign Y = S ? A1 : A0;
181
182 endmodule // mux21x4

```

7.1 Testbench

Listing 2: 16 Bit Carry Skip Adder Testbench

```

1 `timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer: abhishek sharma
5 //
6 // Create Date: 18.08.2024 15:25:21
7 // Design Name:
8 // Module Name: csea16tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module csea16tb;
24
25     logic [15:0] A, B;
26     logic Cin;
27     logic [15:0] Sum;
28     logic Cout;
29

```

```

30 // Instantiate the Carry Skip Adder
31 csea16 uut (
32     .A(A),
33     .B(B),
34     .Cin(Cin),
35     .Sum(Sum),
36     .Cout(Cout)
37 );
38
39 // Test sequence
40 initial begin
41     // Apply test vectors
42     A = 16'h0000; B = 16'h0000; Cin = 0;
43     #10; // Wait for 10 time units
44     $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
45             B, Cin, Sum, Cout);
46
47     A = 16'hFFFF; B = 16'h0001; Cin = 0;
48     #10; // Wait for 10 time units
49     $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
50             B, Cin, Sum, Cout);
51
52     A = 16'h1234; B = 16'h5678; Cin = 1;
53     #10; // Wait for 10 time units
54     $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
55             B, Cin, Sum, Cout);
56
57     A = 16'hFFFF; B = 16'hFFFF; Cin = 1;
58     #10; // Wait for 10 time units
59     $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
60             B, Cin, Sum, Cout);
61
62     // Finish the simulation
63     $finish;
64 end
65 endmodule // tb_csea16

```

7.2 Simulation Results

7.3 Schematic

7.4 Synthesis Design

8 Advantages

- **Reduced Delay:** By allowing the carry to skip certain groups, the delay associated with carry propagation is significantly reduced.
- **Scalability:** The structure is easily scalable to larger bit-widths by adding more groups.

9 Applications

- **High-Speed Arithmetic Units:** Used in ALUs where speed is critical.
- **Digital Signal Processing (DSP):** Used in DSP applications requiring fast addition operations.




Figure 1: Simulation results of 16 Bit Carry Skip Adder

10 Carry Skip Adder (CSKA) - csea16 Module

Listing 3: CSKA 16-bit Adder

```
1 module csea16 (
2     input logic [15:0] A, B,
3     input logic Cin,
4     output logic [15:0] Sum,
5     output logic Cout
6 );
7     logic [3:0] Sum0_0, Sum0_1, Sum1_0, Sum1_1, Sum2_0, Sum2_1;
8     logic c4, g4, p4;
9     logic c8, g8, p8;
10    logic c12, g12, p12;
11    logic w1, w2, w3;
12
13    // Instantiate 4-bit ripple carry adders
14    rca4 rca1 (
15        .Sum(Sum[3:0]),
16        .Cout(c4),
17        .A(A[3:0]),
18        .B(B[3:0]),
19        .Cin(Cin)
20    );
21
22    rca4 rca2 (
23        .Sum(Sum0_0),
24        .Cout(g4),
25        .A(A[7:4]),
26        .B(B[7:4]),
27        .Cin(1'b0)
28    );
```




Figure 2: Schematic of 16 Bit Carry Skip Adder

```

29
30  rca4 rca3 (
31      .Sum(Sum0_1),
32      .Cout(p4),
33      .A(A[7:4]),
34      .B(B[7:4]),
35      .Cin(1'b1)
36  );
37
38  rca4 rca4 (
39      .Sum(Sum1_0),
40      .Cout(g8),
41      .A(A[11:8]),
42      .B(B[11:8]),
43      .Cin(1'b0)
44  );
45
46  rca4 rca5 (
47      .Sum(Sum1_1),
48      .Cout(p8),
49      .A(A[11:8]),
50      .B(B[11:8]),
51      .Cin(1'b1)
52  );
53
54  rca4 rca6 (
55      .Sum(Sum2_0),
56      .Cout(g12),
57      .A(A[15:12]),
58      .B(B[15:12]),
59      .Cin(1'b0)
60  );

```




Figure 3: Synthesis Design 16 Bit Carry Skip Adder

```

61
62   rca4 rca7 (
63       .Sum(Sum2_1),
64       .Cout(p12),
65       .A(A[15:12]),
66       .B(B[15:12]),
67       .Cin(1'b1)
68   );
69
70   // Carry Skip Logic
71   and a1 (w1, c4, p4);
72   or  o1 (c8, w1, g4);
73   mux21x4 mux1 (
74       .Y(Sum[7:4]),
75       .A0(Sum0_0),
76       .A1(Sum0_1),
77       .S(c4)
78   );
79
80   and a2 (w2, c8, p8);
81   or  o2 (c12, w2, g8);
82   mux21x4 mux2 (
83       .Y(Sum[11:8]),
84       .A0(Sum1_0),
85       .A1(Sum1_1),
86       .S(c8)
87   );
88
89   and a3 (w3, c12, p12);
90   or  o3 (Cout, w3, g12);
91   mux21x4 mux3 (
92       .Y(Sum[15:12]),
93       .A0(Sum2_0),

```




Figure 4: Block Diagram

```

94         .A1(Sum2_1),
95         .S(c12)
96     );
97
98 endmodule // csea16

```

10.1 Description

The `csea16` module implements a 16-bit Carry Skip Adder. It uses several 4-bit Ripple Carry Adders (`rca4`) to compute partial sums and carry outputs for 4-bit segments of the 16-bit input numbers. The carry skip logic is applied to improve the speed of addition by skipping some carries.

11 4-bit Ripple Carry Adder (RCA4) - `rca4` Module

Listing 4: 4-bit Ripple Carry Adder

```

1 module rca4 (
2     input logic [3:0] A, B,
3     input logic Cin,
4     output logic [3:0] Sum,
5     output logic Cout
6 );
7
8     logic [3:0] carry;
9
10    FullAdder fa0 (
11        .A(A[0]),
12        .B(B[0]),
13        .Cin(Cin),
14        .Sum(Sum[0]),
15        .Cout(carry[0])
16    );
17
18    FullAdder fa1 (
19        .A(A[1]),
20        .B(B[1]),
21        .Cin(carry[0]),

```

```

22         .Sum(Sum[1]),
23         .Cout(carry[1])
24     );
25
26     FullAdder fa2 (
27         .A(A[2]),
28         .B(B[2]),
29         .Cin(carry[1]),
30         .Sum(Sum[2]),
31         .Cout(carry[2])
32     );
33
34     FullAdder fa3 (
35         .A(A[3]),
36         .B(B[3]),
37         .Cin(carry[2]),
38         .Sum(Sum[3]),
39         .Cout(Cout)
40     );
41
42 endmodule // rca4

```

11.1 Description

The `rca4` module is a 4-bit Ripple Carry Adder. It uses four `FullAdder` modules to add two 4-bit numbers, taking into account a carry-in and generating a carry-out.

12 Full Adder - FullAdder Module

Listing 5: Full Adder

```

1 module FullAdder (
2     input  logic A,
3     input  logic B,
4     input  logic Cin,
5     output logic Sum,
6     output logic Cout
7 );
8
9     assign Sum  = A ^ B ^ Cin;
10    assign Cout = (A & B) | (Cin & (A ^ B));
11
12 endmodule // FullAdder

```

12.1 Description

The `FullAdder` module performs single-bit addition. It computes the sum and carry-out from the two input bits and the carry-in.

13 2-to-1 Multiplexer with 4-bit Inputs - mux21x4 Module

Listing 6: 2-to-1 Multiplexer

```
1 module mux21x4 (  
2     input  logic [3:0] A0, A1,  
3     input  logic S,  
4     output logic [3:0] Y  
5 );  
6  
7     assign Y = S ? A1 : A0;  
8  
9 endmodule // mux21x4
```

13.1 Description

The mux21x4 modul

14 Conclusion

The Carry-Skip Adder efficiently combines the simplicity of Ripple Carry Adders with the speed advantages of bypassing carry propagation in certain conditions, making it a useful design in high-speed arithmetic operations.

Created By Abhishek Sharma