

Project 105: UART Protocol

A Comprehensive Study of Advanced Digital Circuits

By: Gati Goyal ,Abhishek Sharma, Nikunj Agrawal, Ayush Jain

Documentation Specialist: Dhruv Patel & Nandini Maheshwari

Created By Team Alpha

Contents

1 Introduction	3
2 Background	3
3 Structure and Operation	3
3.1 Key Components.....	3
4 Implementation in System Verilog	4
5 Test Bench	9
6 Advantages and Disadvantages	13
6.1 Advantages.....	13
6.2 Disadvantages	13
7 Simulation Results	13
8 Schematic	14
9 Synthesis Design	15
10 Conclusion	16
11 Frequently Asked Questions (FAQs)	16
11.1 What is UART?.....	16
11.2 How does UART communication work?	16
11.3 What are the key components of UART?.....	17
11.4 What are the typical applications of UART?.....	17
11.5 What are the advantages of using UART?.....	17
11.6 What are the challenges associated with UART?.....	17
11.7 How does UART differ from other communication protocols like SPI or I2C?.....	17
11.8 Can UART support multiple devices?	18
11.9 How does UART handle error detection?.....	18

1 Introduction

The Universal Asynchronous Receiver-Transmitter (UART) is a widely used communication protocol for serial data transmission between devices. It enables asynchronous communication, meaning that data is sent one bit at a time, with the timing determined by the baud rate rather than a shared clock. UART is fundamental in many embedded systems and digital devices for transmitting and receiving data without the need for complex synchronization.

In UART, data transmission typically involves a start bit, followed by a sequence of data bits, an optional parity bit for error checking, and a stop bit to signify the end of the data frame. The protocol allows devices to communicate over a single wire, using standard baud rates to control the speed of transmission. Its simplicity, combined with low resource requirements, makes it ideal for embedded applications such as sensor data communication, microcontroller interfacing, and debugging.

While UART generally handles unsigned binary data, its fundamental principle of serial data transmission is central to many digital systems. The protocol's simplicity and reliability make it an essential tool in the development of systems where straightforward, low-overhead communication is needed.

2 Background

The Universal Asynchronous Receiver-Transmitter (UART) is a serial communication protocol widely used for transmitting data between devices. UART operates asynchronously, meaning that data is transmitted one bit at a time without the need for a shared clock signal. This simplifies communication in embedded systems, as devices do not need to be synchronized with each other beyond the agreement on a common baud rate.

The UART protocol involves a simple frame structure, typically consisting of a start bit, data bits, an optional parity bit for error checking, and stop bits to indicate the end of the transmission. The data bits can range from 5 to 9 bits, with the start bit signaling the beginning of the data transfer and the stop bit marking the end of the transmission.

In UART communication, the timing for sending and receiving bits is determined by the baud rate, which must be the same on both transmitting and receiving devices to ensure proper data reception. The simplicity and reliability of UART make it particularly well-suited for low-speed, short-distance communication, such as interfacing microcontrollers with sensors, external devices, and other embedded systems.

While UART is primarily used for unsigned binary data, it is commonly used for communication in various applications, including debugging, serial data transfer, and control systems. The protocol's straightforward design and widespread support in embedded systems make it a versatile choice for many communication needs.

3 Structure and Operation

The Universal Asynchronous Receiver-Transmitter (UART) is designed for serial communication, transmitting and receiving data one bit at a time. Its structure involves several key components that work together to enable reliable data transmission and reception between devices.

3.1 Key Components

- **Transmitter:** The component responsible for converting parallel data (from a microcontroller or system) into a serial stream, which is then sent bit-by-bit over a single communication line.
- **Receiver:** The counterpart of the transmitter, it receives the serial data, converts it back into parallel form, and passes it to the receiving system.
- **Shift Register:** Used in both the transmitter and receiver, this component shifts the data bits one by one into or out of the system at the correct baud rate.
- **Baud Rate Generator:** Controls the timing for data transmission and reception, ensuring that both devices communicate at the same speed (baud rate).

- **Start, Data, and Stop Bits:** The start bit indicates the beginning of the transmission, the data bits represent the transmitted data, and the stop bit(s) signal the end of the transmission.
- **Parity Bit (optional):** Used for error detection, the parity bit can be even or odd, and it ensures that the number of ones in the transmitted data follows the specified parity scheme.

The operation of the UART protocol can be summarized as follows:

1. **Data Transmission Initialization:** In the transmitter, parallel data (often from a microcontroller register) is prepared for serial transmission. The start bit is added, followed by the data bits, optional parity bit, and stop bits.
2. **Serial Bit Transmission:** The transmitter shifts each bit from the data register one at a time, starting with the start bit, followed by the data bits, parity bit (if used), and ending with the stop bit. The data is transmitted at the specified baud rate.
3. **Data Reception:** On the receiving end, the receiver listens for a start bit, which indicates the beginning of incoming data. The receiver shifts each bit one by one, storing them in a shift register.
4. **Data Conversion:** After receiving all the data bits (and the optional parity bit), the receiver converts the serial data back into parallel format, making it accessible to the receiving device.
5. **Error Detection (optional):** If a parity bit is used, the receiver checks it against the received data to detect any errors in transmission. If errors are found, the data may be discarded or flagged for retransmission.
6. **Output Data:** After the data is shifted and error checking is completed (if applicable), the receiver outputs the parallel data for use by the receiving device.

The UART protocol is simple, yet effective, for reliable, low-speed serial communication. It is used in a variety of applications, such as microcontroller communication, sensor data acquisition, and serial debugging. The protocol's flexibility with respect to baud rate, data bits, parity, and stop bits makes it adaptable to a wide range of devices and systems.

4 Implementation in System Verilog

The following RTL code implements the Uart Protocol for the Transmitter Module in System Verilog:

Listing 1: Uart Protocol for Transmitter Module

```

1 module uart_tx1 (
2     input wire clk,
3     input wire rst,
4     input wire baud_tick,
5     input wire [7:0] data_in,
6     input wire send,
7     output reg tx_serial,
8     output reg tx_done
9 );
10
11 // State encoding
12 typedef enum logic [2:0] {IDLE, START, DATA, STOP} state_t;
13 state_t current_state, next_state;
14
15 reg [3:0] bit_index; // To track the current bit being sent
16 reg [7:0] shift_reg; // Shift register for data transmission
17
18 // State transition logic
19 always_ff @(posedge clk or posedge rst) begin
20     if (rst) begin
21         current_state <= IDLE; // Initialize to IDLE on reset

```

```

22         tx_serial <= 1; // Idle state is high
23         tx_done <= 0; // Reset tx_done
24         bit_index <= 0; // Reset bit index
25     end else begin
26         current_state <= next_state; // Update current state on
           clock edge
27     end
28 end
29
30 // State machine logic
31 always_comb begin
32     // Default assignments to avoid latches
33     next_state = current_state;
34
35     case (current_state)
36         IDLE: begin
37             if (send) begin
38                 next_state = START; // Transition to START on send
39             end
40         end
41
42         START: begin
43             next_state = DATA; // Transition to DATA after start
              bit
44         end
45
46         DATA: begin
47             if (baud_tick) begin
48                 if (bit_index == 7) begin
49                     next_state = STOP; // Move to STOP after the
                      last data bit
50                 end
51             end
52         end
53
54         STOP: begin
55             if (baud_tick) begin
56                 next_state = IDLE; // Return to IDLE after stop bit
57             end
58         end
59
60         default: next_state = IDLE;
61     endcase
62 end
63
64 // Output and data handling
65 always_ff @(posedge clk) begin
66     case (current_state)
67         IDLE: begin
68             tx_done <= 0;
69             if (send) begin
70                 shift_reg <= data_in; // Load data
71                 bit_index <= 0;
72                 tx_serial <= 1; // Idle state for serial line
73             end
74         end
75
76         START: begin

```

```

77         tx_serial <= 0; // Start bit
78     end
79
80     DATA: begin
81         if (baud_tick) begin
82             tx_serial <= shift_reg[bit_index]; // Transmit
               current bit
83             bit_index <= bit_index + 1; // Move to the next bit
84         end
85     end
86
87     STOP: begin
88         if (baud_tick) begin
89             tx_serial <= 1; // Stop bit
90             tx_done <= 1; // Indicate completion
91         end
92     end
93 endcase
94 end
95
96 endmodule

```

The following RTL code implements the Uart protocol for the baud generator for 50Mhz Clock Frequency with 9600 Baud Rate in System Verilog:

Listing 2: baud generator for 50Mhz Clock Frequency with 9600 Baud Rate

```

1
2 module baud_generator (parameter BAUD_RATE = 9600,  CLOCK_FREQ =
   50000000)(
3     input wire clk,
4     input wire rst,
5     output reg baud_tick
6 );
7
8     localparam TICKS = CLOCK_FREQ / BAUD_RATE;
9     reg [15:0] tick_counter;
10
11     always @(posedge clk or posedge rst) begin
12         if (rst) begin
13             tick_counter <= 0;
14             baud_tick <= 0;
15         end else begin
16             if (tick_counter == TICKS - 1) begin
17                 tick_counter <= 0;
18                 baud_tick <= 1;
19             end else begin
20                 tick_counter <= tick_counter + 1;
21                 baud_tick <= 0;
22             end
23         end
24     end
25 endmodule

```

The following RTL code implements the Uart protocol for the Receiver Module in System Verilog:

Listing 3: Receiver Module for Uart Protocol

```

1 module uart_rx1 (
2     input wire clk,
3     input wire rst,
4     input wire rx_serial,

```

```

5  input wire baud_tick,
6  output reg [7:0] data_out,
7  output reg rx_done
8  );
9
10 typedef enum logic [2:0] {IDLE, START, DATA, STOP} state_t;
11 state_t current_state, next_state;
12
13 reg [3:0] bit_index; // To track the current bit being received
14 reg [7:0] shift_reg; // Shift register for received data
15
16 // State transition logic
17 always_ff @(posedge clk or posedge rst) begin
18     if (rst) begin
19         current_state <= IDLE; // Initialize to IDLE on reset
20         rx_done <= 0; // Reset rx_done
21         shift_reg <= 0; // Reset shift register
22         bit_index <= 0; // Reset bit index
23         $display("Time: %0t | Reset: Moving to IDLE state", $time);
24     end else begin
25         current_state <= next_state; // Update current state on
           clock edge
26     end
27 end
28
29 // State machine logic
30 always_ff @(posedge clk) begin
31     case (current_state)
32         IDLE: begin
33             rx_done <= 0; // Reset rx_done in IDLE
34             if (~rx_serial) begin // Start bit is low
35                 next_state <= START;
36                 $display("Time: %0t | Start bit detected, moving
                   to START state", $time);
37             end else begin
38                 next_state <= IDLE;
39             end
40         end
41
42         START: begin
43             if (baud_tick) begin
44                 next_state <= DATA; // Move to data state after
                   start bit
45                 bit_index <= 0; // Reset bit index
46                 $display("Time: %0t | Start bit received", $time);
47             end else begin
48                 next_state <= START; // Wait for baud tick
49             end
50         end
51
52         DATA: begin
53             if (baud_tick) begin
54                 shift_reg <= {rx_serial, shift_reg[7:1]}; // Shift
                   in the received bit
55                 $display("Time: %0t | Received Data Bit %b: %b",
                   $time, bit_index, rx_serial);
56                 if (bit_index == 7) begin
57                     next_state <= STOP; // Move to STOP state

```

```

58         after last data bit
        $display("Time: %0t | Last data bit received ,
        moving to STOP state", $time);
59     end else begin
60         bit_index <= bit_index + 1; // Move to next bit
61         next_state <= DATA;
62     end
63 end else begin
64     next_state <= DATA; // Wait for baud tick
65 end
66 end
67
68 STOP: begin
69     if (baud_tick) begin
70         if (rx_serial == 1) begin // Stop bit should be
            high
71             data_out <= shift_reg; // Load received data
72             rx_done <= 1;          // Indicate reception
            is done
73             $display("Time: %0t | Stop bit received ,
            data_out: %h", $time, data_out);
74         end else begin
75             $display("Time: %0t | Error: Stop bit not
            high", $time);
76         end
77         next_state <= IDLE; // Move back to IDLE state
78     end else begin
79         next_state <= STOP; // Wait for baud tick
80     end
81 end
82
83     default: next_state <= IDLE;
84 endcase
85 end
86 endmodule

```

The following RTL code implements the Uart protocol in System Verilog:

Listing 4: Uart Protocol

```

1
2 module uart_protocol1 #(
3     parameter BAUD_RATE = 9600,
4     parameter CLOCK_FREQ = 50000000
5 )(
6     input wire clk,
7     input wire rst,
8     input wire [7:0] tx_data, // Data to transmit
9     input wire tx_start, // Signal to start transmission
10    input wire rx_serial, // Serial input for receiver
11    output wire tx_serial, // Serial output for transmitter
12    output wire [7:0] rx_data, // Received data output
13    output wire tx_done, // Transmission done flag
14    output wire rx_done // Reception done flag
15 );
16
17 // Internal signals
18 wire baud_tick;
19
20 // Instantiate baud generator

```



```

21     baud_generator #(
22         .BAUD_RATE (BAUD_RATE),
23         .CLOCK_FREQ (CLOCK_FREQ)
24     ) baud_gen_inst (
25         .clk(clk),
26         .rst(rst),
27         .baud_tick(baud_tick)
28     );
29
30     // Instantiate UART transmitter
31     uart_tx1 uart_tx_inst (
32         .clk(clk),
33         .rst(rst),
34         .baud_tick(baud_tick),
35         .data_in(tx_data),
36         .send(tx_start),
37         .tx_serial(tx_serial),
38         .tx_done(tx_done)
39     );
40
41     // Instantiate UART receiver
42     uart_rx1 uart_rx_inst (
43         .clk(clk),
44         .rst(rst),
45         .rx_serial(rx_serial),
46         .baud_tick(baud_tick),
47         .data_out(rx_data),
48         .rx_done(rx_done)
49     );
50
51     endmodule

```

Created

5 Test Bench

The following test bench verifies the functionality of the Receiver Module Testbench :

Listing 5: Receiver Module Testbench

```

1
2     //its rx testbench
3     module tb1_uart;
4
5
6         // Parameters for baud rate and clock frequency
7         parameter BAUD_RATE = 9600;
8         parameter CLOCK_FREQ = 50000000;
9
10        // Signals
11        reg clk;
12        reg rst;
13        reg rx_serial;
14        reg baud_tick;
15        wire [7:0] data_out;
16        wire rx_done;
17
18        // Instantiate the receiver module
19        uart_rx1 uut (
20            .clk(clk),

```

```

21     .rst(rst),
22     .rx_serial(rx_serial),
23     .baud_tick(baud_tick),
24     .data_out(data_out),
25     .rx_done(rx_done)
26 );
27
28 // Instantiate the baud generator
29 baud_generator #(
30     .BAUD_RATE(BAUD_RATE),
31     .CLOCK_FREQ(CLOCK_FREQ)
32 ) baud_gen (
33     .clk(clk),
34     .rst(rst),
35     .baud_tick(baud_tick)
36 );
37
38 // Clock generation
39 always #10 clk = ~clk; // 50 MHz clock
40
41 // Serial transmission task
42 task send_serial_data(input [7:0] data);
43     integer i;
44     begin
45         // Send start bit (0)
46         rx_serial = 0;
47         @(posedge baud_tick);
48
49         // Send 8 data bits (LSB first)
50         for (i = 0; i < 8; i = i + 1) begin
51             rx_serial = data[i];
52             @(posedge baud_tick);
53         end
54
55         // Send stop bit (1)
56         rx_serial = 1;
57         @(posedge baud_tick);
58     end
59 endtask
60
61 // Testbench procedure
62 initial begin
63     // Initialize signals
64     clk = 0;
65     rst = 1;
66     rx_serial = 1; // Idle state for serial line
67     #50 rst = 0; // Release reset
68
69     // Wait for some time
70     #100;
71
72     // Transmit first byte: 0xAA
73     $display("Time: %0t | Sending byte: 0xAA", $time);
74     send_serial_data(8'hAA);
75     wait(rx_done);
76     $display("Time: %0t | Received byte: 0x%h | rx_done: %b",
77         $time, data_out, rx_done);

```

```

78         // Transmit second byte: 0xCC
79         #100; // Wait before sending next byte
80         $display("Time: %0t | Sending byte: 0xCC", $time);
81         send_serial_data(8'hCC);
82         wait(rx_done);
83         $display("Time: %0t | Received byte: 0x%h | rx_done: %b",
84                 $time, data_out, rx_done);
85
86         // End simulation
87         #100;
88         $finish;
89     end
90 endmodule

```

The following test bench verifies the functionality of the Uart Protocol Testbench

Listing 6: Uart Protocol Testbench

```

1
2     `timescale 1ns/1ps
3
4 module tb_uart_protocol1;
5     // Parameters
6     parameter BAUD_RATE = 9600;
7     parameter CLOCK_FREQ = 50000000;
8
9     // Signals
10    reg clk;
11    reg rst;
12    reg [7:0] tx_data;
13    reg tx_start;
14    wire tx_serial;
15    wire [7:0] rx_data;
16    wire tx_done;
17    wire rx_done;
18    reg rx_serial;
19
20    // Clock generation
21    initial begin
22        clk = 0;
23        forever #10 clk = ~clk; // 50 MHz clock
24    end
25
26    // Instantiate the UART protocol module
27    uart_protocol1 #(
28        .BAUD_RATE(BAUD_RATE),
29        .CLOCK_FREQ(CLOCK_FREQ)
30    ) uut (
31        .clk(clk),
32        .rst(rst),
33        .tx_data(tx_data),
34        .tx_start(tx_start),
35        .rx_serial(rx_serial),
36        .tx_serial(tx_serial),
37        .rx_data(rx_data),
38        .tx_done(tx_done),
39        .rx_done(rx_done)
40    );
41
42    // Task for applying reset

```

```

43 task apply_reset();
44     begin
45         rst = 1;
46         #100; // Hold reset for 100 ns
47         rst = 0;
48     end
49 endtask
50
51 // Task to send and verify UART data
52 task send_data(input [7:0] data_to_send);
53     begin
54         tx_data = data_to_send;
55         tx_start = 1;
56         #20 tx_start = 0; // Clear start signal
57
58         wait(tx_done); // Wait until transmission is done
59         $display("Time: %0t | Sent Data: 0x%02h", $time,
60                 data_to_send);
61
62         wait(rx_done); // Wait until reception is done
63         if (rx_data == data_to_send) begin
64             $display("Time: %0t | Received Data: 0x%02h | Test
65                     Passed", $time, rx_data);
66         end else begin
67             $fatal("Time: %0t | Received Data: 0x%02h | Test
68                   Failed", $time, rx_data);
69         end
70     end
71 endtask
72
73 // Loopback: Drive RX serial input with TX serial output
74 always @(posedge clk) begin
75     rx_serial <= tx_serial;
76 end
77
78 // Testbench logic
79 initial begin
80     $display("Starting UART Protocol Testbench...");
81
82     // Apply reset
83     apply_reset();
84
85     // Test case 1: Send 0xAA
86     send_data(8'hAA);
87
88     // Test case 2: Send 0x3C
89     send_data(8'h3C);
90
91     // Simulation complete
92     $display("Simulation Complete: All tests passed.");
93     #100 $finish;
94 end
95 endmodule

```

6 Advantages and Disadvantages

6.1 Advantages

- **Simplicity:** UART communication is straightforward to implement, requiring only a minimal number of control signals (start, data, stop bits) and a shared baud rate for communication.
- **Low Cost:** UART uses a simple design with fewer components compared to more complex communication protocols, making it cost-effective for many embedded systems.
- **No Need for Synchronization:** Since UART is asynchronous, devices don't need to share a clock signal, simplifying the hardware and making it easier to implement across different systems.
- **Wide Compatibility:** UART is widely supported by most microcontrollers, computers, and peripheral devices, making it a versatile communication protocol in embedded systems.
- **Error Detection (optional):** UART supports optional parity bits for error detection, allowing for simple error checking and ensuring data integrity during transmission.

6.2 Disadvantages

- **Limited Speed:** UART is typically slower compared to other communication protocols like SPI or I2C, making it less suitable for high-speed data transmission.
- **Short Range:** The distance over which UART can reliably transmit data is limited due to the absence of a clock signal, especially at higher baud rates.
- **Limited Scalability:** UART is designed for point-to-point communication, which means it is not ideal for connecting multiple devices in a network without additional multiplexing or bus management techniques.
- **No Built-In Synchronization:** Since it operates asynchronously, the baud rate must be carefully matched between transmitting and receiving devices. Mismatched baud rates can result in data loss or corruption.
- **Requires Manual Error Handling:** Although the optional parity bit allows for error detection, UART does not have built-in mechanisms for error correction, meaning retransmission or other corrective actions must be implemented manually.

7 Simulation Results




Figure 1: Simulation results of UART Result TCL Console-1




Figure 2: Simulation results ofUART Result TCL Console-2



Figure 3: Simulation results of Output for Uart Protocol

8 Schematic Design




Figure 4: Schematic of Uart Protocol

9 Synthesis Design




Figure 5: Synthesis of Uart Protocol

10 Conclusion

The UART protocol is a widely used and simple communication standard that enables reliable serial data transmission between devices. It operates asynchronously, transmitting data bit-by-bit, which allows devices to communicate without needing a shared clock signal. Its simplicity, ease of implementation, and low resource requirements make UART a popular choice in many embedded systems and applications that require low-speed, point-to-point communication.

While UART offers significant advantages such as low cost, wide compatibility, and simplicity, it also has certain limitations, including slower data transmission speeds, limited range, and scalability concerns in multi-device communication. Despite these drawbacks, UART remains an essential protocol for many applications, including microcontroller interfacing, sensor data acquisition, debugging, and more. Its optional error detection feature, using parity bits, further enhances its reliability in data transmission.

In conclusion, UART continues to be a versatile and widely adopted communication protocol in embedded systems, offering a straightforward solution for serial communication with minimal overhead, making it indispensable in numerous digital systems.

11 Frequently Asked Questions (FAQs)

11.1 What is UART?

The Universal Asynchronous Receiver-Transmitter (UART) is a communication protocol that enables asynchronous serial data transmission between devices, sending data one bit at a time without requiring a shared clock signal.

11.2 How does UART communication work?

In UART communication, data is transmitted starting with a start bit, followed by data bits, an optional parity bit for error detection, and stop bits. The receiver then reconstructs the data based on the predefined baud rate.

11.3 What are the advantages of using UART?

Advantages include its **simplicity**, **low cost**, **reliable data transmission**, **no need for synchronization**, **wide compatibility**, and optional **error detection** using parity bits.

11.4 What are the challenges associated with UART?

Challenges include **limited transmission speed**, **short communication range**, **limited scalability** (point-to-point communication), and the need for careful matching of baud rates between devices to ensure reliable data transmission.

11.5 How does UART differ from other communication protocols like SPI or I2C?

UART operates asynchronously with a single data line for transmission, whereas SPI and I2C are synchronous protocols that require additional lines and can support communication with multiple devices. UART is simpler but slower compared to these protocols.

11.6 Can UART support multiple devices?

UART is designed for **point-to-point communication**, meaning it is typically used to connect only two devices. However, it can support multiple devices with additional multiplexing or bus management schemes.

11.7 How does UART handle error detection?

UART can use an optional **parity bit** to detect errors during transmission. It supports **even** or **odd** parity, and the receiver can check if the number of ones in the data matches the expected parity.