Project 6: Carry Skip Adders A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma , Gati Goyal , Nikunj Agrawal , Ayush Jain

Created By Abhishek Shatina

Contents

1	Introduction	3
2	Structure and Operation	3
3	Propagate and Generate Signals	3
4	Carry Skip Logic	3
5	Example: 16-bit Carry-Skip Adder	3
6	Circuit Diagram	4
7	RTL Code 7.1 Testbench	4 7 8 8 8
8	Advantages	8
9	Applications	8
10	Carry Skip Adder (CSKA) - csea16 Module 10.1 Description	9 12
11	4-bit Ripple Carry Adder (RCA4) - rca4 Module 11.1 Description	12 13
12	Full Adder - FullAdder Module 12.1 Description	13 13
13	2-to-1 Multiplexer with 4-bit Inputs - mux21x4 Module 13.1 Description	13 14
14	Conclusion	14

1 Introduction

A Carry-Skip Adder (CSA) is a type of adder designed to improve the speed of binary addition by allowing the carry bit to skip certain groups of bits under specific conditions, reducing the overall propagation delay. It combines elements of both Ripple Carry Adders and Carry-Lookahead Adders.

2 Structure and Operation

The Carry-Skip Adder is divided into multiple blocks or groups of bits. Each block generates its own carry-out signal, but the carry-out signal can skip over an entire block if certain conditions are met. This structure enables the adder to bypass blocks where the carry does not change, thereby reducing the delay.

- Groups: The adder is divided into k groups, each containing n bits.
- Ripple Carry Adders within Groups: Each group uses a simple Ripple Carry Adder to compute the sum and carry within the group.
- **Skip Logic:** Each group includes skip logic to determine if the carry can bypass the group. The skip condition is that all the propagate signals within the group are true.

3 Propagate and Generate Signals

• Generate (G): Indicates whether a carry is generated at a particular bit position.

$$G_i = A_i \wedge B_i \tag{1}$$

• Propagate (P): Indicates whether a carry will be propagated through a particular bit position.

$$P_i = A_i \oplus B_i \tag{2}$$

4 Carry Skip Logic

For a group to allow the carry to skip through it, the propagate condition for all bits within the group must be true:

$$P_{group} = P_i \wedge P_{i+1} \wedge \dots \wedge P_{i+n-1} \tag{3}$$

If P_{group} is true, the carry-in for the group will be the same as the carry-out, allowing the carry to bypass the group.

5 Example: 16-bit Carry-Skip Adder

Consider a 16-bit Carry-Skip Adder divided into four groups, each containing 4 bits.

- Group 1 (Bits 0-3): Ripple Carry Adder for bits 0 to 3. Skip logic checks $P_0 \wedge P_1 \wedge P_2 \wedge P_3$.
- Group 2 (Bits 4-7): Ripple Carry Adder for bits 4 to 7. Skip logic checks $P_4 \wedge P_5 \wedge P_6 \wedge P_7$.
- Group 3 (Bits 8-11): Ripple Carry Adder for bits 8 to 11. Skip logic checks $P_8 \wedge P_9 \wedge P_{10} \wedge P_{11}$.
- Group 4 (Bits 12-15): Ripple Carry Adder for bits 12 to 15. Skip logic checks $P_{12} \wedge P_{13} \wedge P_{14} \wedge P_{15}$.

6 Circuit Diagram

The circuit diagram would involve multiple ripple carry adders connected in sequence with skip logic in place to allow carry to bypass groups.

```
Group 1: Group 2: Group 3: Group 4:
Ripple Carry Ripple Carry Ripple Carry Adder Adder Adder Adder

Skip Logic --> Skip Logic --> Skip Logic --> Skip Logic
```

7 RTL Code

Listing 1: 16 Bit Cary Skip Adder RTL Code

```
1 'timescale 1ns / 1ps
3 // Company:
4 // Engineer: abhishek sharma
5 //
6 // Create Date: 18.08.2024 15:24:38
7 // Design Name:
8 // Module Name: csea16
9 // Project Name:
_{10} // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
_{14} // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
21 module csea16 (
          logic [15:0] A, B,
     input
          logic Cin,
     input
     output logic [15:0] Sum,
     output logic Cout
<sub>26</sub> );
27
     logic [3:0] Sum0_0, Sum0_1, Sum1_0, Sum1_1, Sum2_0, Sum2_1;
     logic c4, g4, p4;
     logic c8, g8, p8;
     logic c12, g12, p12;
31
     logic w1, w2, w3;
     // Instantiate 4-bit ripple carry adders
     rca4 rca1 (
        .Sum(Sum[3:0]),
        .Cout(c4),
         .A(A[3:0]),
38
         .B(B[3:0]),
39
        .Cin(Cin)
     );
42
```

```
rca4 rca2 (
43
            .Sum(Sum0_0),
44
            .Cout(g4),
            .A(A[7:4]),
46
            .B(B[7:4]),
47
            .Cin(1'b0)
       );
49
50
       rca4 rca3 (
51
            .Sum(Sum0_1),
            .Cout(p4),
53
            .A(A[7:4]),
54
            .B(B[7:4]),
55
            .Cin(1'b1)
       );
57
58
       rca4 rca4 (
59
            .Sum(Sum1_0),
            .Cout(g8),
61
            .A(A[11:8]),
62
            .B(B[11:8]),
            .Cin(1'b0)
       );
65
66
       rca4 rca5 (
67
            .Sum(Sum1_1),
            .Cout(p8),
69
            .A(A[11:8]),
70
            .B(B[11:8]),
            .Cin(1'b1)
72
       );
73
74
       rca4 rca6 (
75
            .Sum(Sum2_0),
76
            .Cout(g12),
77
            .A(A[15:12]),
            .B(B[15:12]),
            .Cin(1'b0)
80
       );
81
82
       rca4 rca7 (
            .Sum(Sum2_1),
            .Cout(p12),
85
            .A(A[15:12]),
            .B(B[15:12]),
            .Cin(1'b1)
88
       );
89
90
       // Carry Skip Logic
       and a1 (w1, c4, p4);
92
       or o1 (c8, w1, g4);
93
       mux21x4 mux1 (
            .Y(Sum[7:4]),
            .A0(Sum0_0),
96
            .A1(Sum0_1),
97
            .S(c4)
       );
100
```

```
and a2 (w2, c8, p8);
101
       or o2 (c12, w2, g8);
       mux21x4 mux2 (
           .Y(Sum[11:8]),
104
            .A0(Sum1_0),
            .A1(Sum1_1),
            .S(c8)
107
       );
108
       and a3 (w3, c12, p12);
       or o3 (Cout, w3, g12);
       mux21x4 mux3 (
            .Y(Sum[15:12]),
113
            .A0(Sum2_0),
115
            .A1(Sum2_1),
            .S(c12)
       );
117
119 endmodule // csea16
120 module rca4 (
       input logic [3:0] A, B,
121
       input logic Cin,
       output logic [3:0] Sum,
123
       output logic Cout
124
125 );
       logic [3:0] carry;
127
128
       FullAdder fa0 (
            .A(A[O]),
130
            .B(B[0]),
131
            .Cin(Cin),
            .Sum(Sum[0]),
134
            .Cout(carry[0])
       );
135
136
       FullAdder fa1 (
            .A(A[1]),
138
            .B(B[1]),
            .Cin(carry[0]),
140
            .Sum(Sum[1]),
            .Cout(carry[1])
       );
143
       FullAdder fa2 (
            .A(A[2]),
146
            .B(B[2]),
147
            .Cin(carry[1]),
            .Sum(Sum[2]),
            .Cout(carry[2])
       );
       FullAdder fa3 (
            .A(A[3]),
            .B(B[3]),
            .Cin(carry[2]),
157
            .Sum(Sum[3]),
           .Cout(Cout)
158
```

```
);
159
161 endmodule // rca4
162 module FullAdder (
      input logic A,
      input logic B,
      input logic Cin,
      output logic Sum,
166
       output logic Cout
168);
169
       assign Sum = A ^ B ^ Cin;
       assign Cout = (A & B) (Cin & (A ^ B));
173 endmodule // FullAdder
174 module mux21x4 (
      input logic [3:0] AO, A1,
      input logic S,
       output logic [3:0] Y
177
178);
179
       assign Y = S ? A1 : A0;
182 endmodule // mux21x4
```

7.1 Testbench

Listing 2: 16 Bit Carry Skip Adder Testbench

```
1 'timescale 1ns / 1ps
3 // Company:
4 // Engineer: abhishek sharma
5 //
6 // Create Date: 18.08.2024 15:25:21
7 // Design Name:
8 // Module Name: csea16tb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
21
23 module csea16tb;
24
    logic [15:0] A, B;
25
    logic Cin;
    logic [15:0] Sum;
    logic Cout;
28
```

```
// Instantiate the Carry Skip Adder
30
      csea16 uut (
          .A(A),
          .B(B),
33
          .Cin(Cin),
          .Sum(Sum),
          .Cout(Cout)
36
      );
37
38
      // Test sequence
      initial begin
40
          // Apply test vectors
41
          A = 16'h0000; B = 16'h0000; Cin = 0;
          #10; // Wait for 10 time units
          $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
44
             B, Cin, Sum, Cout);
          A = 16'hFFFF; B = 16'h0001; Cin = 0;
          #10; // Wait for 10 time units
          $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
             B, Cin, Sum, Cout);
          A = 16'h1234; B = 16'h5678; Cin = 1;
50
          #10; // Wait for 10 time units
51
          $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
             B, Cin, Sum, Cout);
          A = 16'hFFFF; B = 16'hFFFF; Cin = 1;
          #10; // Wait for 10 time units
          $display("A = %h, B = %h, Cin = %b, Sum = %h, Cout = %b", A,
             B, Cin, Sum, Cout);
          // Finish the simulation
          $finish;
      end
60
62 endmodule // tb_csea16
```

7.2 Simulation Results

7.3 Schematic

7.4 Synthesis Design

8 Advantages

- Reduced Delay: By allowing the carry to skip certain groups, the delay associated with carry propagation is significantly reduced.
- Scalability: The structure is easily scalable to larger bit-widths by adding more groups.

9 Applications

- High-Speed Arithmetic Units: Used in ALUs where speed is critical.
- Digital Signal Processing (DSP): Used in DSP applications requiring fast addition operations.




Figure 1: Simulation results of 16 Bit Carry Skip Adder

10 Carry Skip Adder (CSKA) - csea16 Module

Listing 3: CSKA 16-bit Adder

```
1 module csea16 (
             logic [15:0] A, B,
      input
      input logic Cin,
      output logic [15:0] Sum,
      output logic Cout
6 );
      logic [3:0] Sum0_0, Sum0_1, Sum1_0, Sum1_1, Sum2_0, Sum2_1;
      logic c4, g4, p4;
      logic c8, g8, p8;
9
      logic c12, g12, p12;
10
      logic w1, w2, w3;
11
      // Instantiate 4-bit ripple carry adders
13
      rca4 rca1 (
           .Sum(Sum[3:0]),
           .Cout(c4),
16
           .A(A[3:0]),
17
           .B(B[3:0]),
           .Cin(Cin)
19
      );
20
      rca4 rca2 (
           .Sum(Sum0_0),
23
           .Cout(g4),
24
           .A(A[7:4]),
25
           .B(B[7:4]),
           .Cin(1'b0)
27
      );
```




Figure 2: Schematic of 16 Bit Carry Skip Adder

```
29
       rca4 rca3 (
30
           .Sum(Sum0_1),
           .Cout(p4),
32
           .A(A[7:4]),
33
           .B(B[7:4]),
34
           .Cin(1'b1)
       );
36
37
       rca4 rca4 (
38
           .Sum(Sum1_0),
           .Cout(g8),
40
           .A(A[11:8]),
41
           .B(B[11:8]),
           .Cin(1'b0)
       );
44
45
       rca4 rca5 (
46
           .Sum(Sum1_1),
           .Cout(p8),
48
           .A(A[11:8]),
49
           .B(B[11:8]),
            .Cin(1'b1)
51
       );
53
       rca4 rca6 (
54
55
           .Sum(Sum2_0),
           .Cout(g12),
56
           .A(A[15:12]),
           .B(B[15:12]),
           .Cin(1'b0)
59
      );
60
```




Figure 3: Synthesis Design 16 Bit Carry Skip Adder

```
61
      rca4 rca7 (
62
           .Sum(Sum2_1),
           .Cout(p12),
           .A(A[15:12]),
           .B(B[15:12]),
           .Cin(1'b1)
67
      );
68
69
      // Carry Skip Logic
71
      and a1 (w1, c4, p4);
           o1 (c8, w1, g4);
72
      mux21x4 mux1 (
73
           .Y(Sum[7:4]),
           .A0(Sum0_0),
75
           .A1(Sum0_1),
76
           .S(c4)
77
      );
79
      and a2 (w2, c8, p8);
80
           o2 (c12, w2, g8);
      or
81
      mux21x4 mux2 (
           .Y(Sum[11:8]),
83
           .A0(Sum1_0),
84
           .A1(Sum1_1),
85
           .S(c8)
      );
87
      and a3 (w3, c12, p12);
      or o3 (Cout, w3, g12);
      mux21x4 mux3 (
91
           .Y(Sum[15:12]),
92
           .A0(Sum2_0),
```




Figure 4: Block Diagram

10.1 Description

The csea16 module implements a 16-bit Carry Skip Adder. It uses several 4-bit Ripple Carry Adders (rca4) to compute partial sums and carry outputs for 4-bit segments of the 16-bit input numbers. The carry skip logic is applied to improve the speed of addition by skipping some carries.

11 4-bit Ripple Carry Adder (RCA4) - rca4 Module

Listing 4: 4-bit Ripple Carry Adder

```
1 module rca4 (
      input
             logic [3:0] A, B,
      input
             logic Cin,
      output logic [3:0] Sum,
      output logic Cout
6 );
      logic [3:0] carry;
      FullAdder fa0 (
           .A(A[0]),
           .B(B[0]),
12
           .Cin(Cin),
           .Sum(Sum[0]),
           .Cout(carry[0])
      );
17
      FullAdder fa1 (
           .A(A[1]),
19
           .B(B[1]),
20
           .Cin(carry[0]),
```

```
.Sum(Sum[1]),
22
           .Cout(carry[1])
       );
25
       FullAdder fa2 (
26
           .A(A[2]),
           .B(B[2]),
           .Cin(carry[1]),
29
           .Sum(Sum[2]),
30
           .Cout(carry[2])
       );
32
33
       FullAdder fa3 (
34
           .A(A[3]),
           .B(B[3]),
36
           .Cin(carry[2]),
37
           .Sum(Sum[3]),
           .Cout(Cout)
       );
40
42 endmodule // rca4
```

11.1 Description

The rca4 module is a 4-bit Ripple Carry Adder. It uses four FullAdder modules to add two 4-bit numbers, taking into account a carry-in and generating a carry-out.

12 Full Adder - FullAdder Module

Listing 5: Full Adder

```
i module FullAdder (
input logic A,
input logic B,
input logic Cin,
output logic Sum,
output logic Cout

);

assign Sum = A ^ B ^ Cin;
assign Cout = (A & B) (Cin & (A ^ B));

endmodule // FullAdder
```

12.1 Description

The FullAdder module performs single-bit addition. It computes the sum and carry-out from the two input bits and the carry-in.

13 2-to-1 Multiplexer with 4-bit Inputs - mux21x4 Module

Listing 6: 2-to-1 Multiplexer

```
module mux21x4 (
input logic [3:0] A0, A1,
input logic S,
output logic [3:0] Y

;
assign Y = S ? A1 : A0;
endmodule // mux21x4
```

13.1 Description

The mux21x4 modul

14 Conclusion

The Carry-Skip Adder efficiently combines the simplicity of Ripple Carry Adders with the speed advantages of bypassing carry propagation in certain conditions, making it a useful design in high-speed arithmetic operations.