

Project 12: Parallel Adder

A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma, Gati Goyal , Nikunj Agrawal , Ayush Jain

Created By team alpha

Contents

1	Introduction	3
2	Key Concepts	3
3	Steps in Parallel Adder	3
4	Why to Choose It	4
5	Diagrams	4
6	SystemVerilog Code	4
7	Testbench	5
8	Synthesis Results	6
9	Simulation Results	6
10	How It Works in Depth	6
11	Conclusion	8
12	References	8

Created By team alpha

1 Introduction

A parallel adder is a digital circuit designed to add binary numbers quickly by processing multiple bits simultaneously. Unlike serial adders that handle bits one at a time, parallel adders use multiple full adders to compute all bit positions at once, reducing the overall addition time. This makes them ideal for high-speed arithmetic operations in processors and digital systems.

2 Key Concepts

1. **Bitwise Addition:** A parallel adder performs addition on all bit positions of the input numbers simultaneously.
2. **Full Adders:** It uses multiple full adder circuits, each handling a single bit of the inputs and its corresponding carry.
3. **Carry Propagation:** Each full adder generates a carry-out, which is used by the next full adder to compute the final result.
4. **Simultaneous Processing:** Unlike serial adders, which process bits sequentially, parallel adders compute all bits in parallel, speeding up the addition process.
5. **Speed Advantage:** The primary advantage is the reduction in addition time by eliminating the carry propagation delay of serial adders.
6. **Hardware Complexity:** While faster, parallel adders require more hardware (multiple full adders) compared to serial adders.
7. **Application:** Ideal for high-speed arithmetic operations in digital systems such as processors and digital signal processors.

3 Steps in Parallel Adder

1. **Input Initialization:**
 - Load the binary numbers to be added into the parallel adder.
 - Each input number is split into individual bits corresponding to the bit positions.
2. **Bitwise Addition:**
 - For each bit position, a full adder circuit adds the corresponding bits from the input numbers, along with any carry from the previous bit position.
3. **Full Adder Operation:**
 - **Sum Calculation:** Computes the sum of the two input bits and the carry-in from the previous stage.
 - **Carry Generation:** Determines the carry-out to be sent to the next full adder.
4. **Carry Propagation:**
 - The carry-out from each full adder is used as the carry-in for the next full adder in the chain, continuing until the most significant bit is processed.
5. **Result Compilation:**
 - Collect the sum outputs from all full adders to form the final sum.
 - The carry-out from the last full adder becomes the final carry-out of the addition.
6. **Output Generation:**
 - Output the final sum and carry-out results.
 - The sum is a binary number representing the result of the addition, and the carry-out indicates if there was an overflow.

4 Why to Choose It

- **Speed:** Computes all bits simultaneously, reducing addition time and carry propagation delays.
- **Efficiency:** Offers high throughput, making it ideal for high-performance systems.
- **Simplicity:** Modular design with straightforward carry handling.
- **Versatility:** Easily scalable for different bit-widths and adaptable to various applications.

5 Diagrams




Figure 1: Schematic of Parallel Adder

6 SystemVerilog Code

Listing 1: Parallel Adder RTL Code

```
1 module parallel_adder (  
2     input logic [3:0] A,    // 4-bit input A  
3     input logic [3:0] B,    // 4-bit input B  
4     input logic      Cin,   // Carry-in  
5     output logic [3:0] Sum,  // 4-bit Sum output  
6     output logic      Cout  // Carry-out  
7 );  
8  
9     // Intermediate signals for carry  
10    logic [3:0] carry;  
11  
12    // Full adder for each bit  
13    assign {carry[0], Sum[0]} = A[0] + B[0] + Cin;  
14    assign {carry[1], Sum[1]} = A[1] + B[1] + carry[0];  
15    assign {carry[2], Sum[2]} = A[2] + B[2] + carry[1];
```

```

16     assign {carry[3], Sum[3]} = A[3] + B[3] + carry[2];
17
18     // Final carry-out
19     assign Cout = carry[3];
20
21 endmodule

```

7 Testbench

Listing 2: Parallel Adder Testbench

```

1 module tb_parallel_adder;
2
3     // Testbench signals
4     logic [3:0] A_tb;
5     logic [3:0] B_tb;
6     logic      Cin_tb;
7     logic [3:0] Sum_tb;
8     logic      Cout_tb;
9
10    // Instantiate the parallel adder
11    parallel_adder uut (
12        .A(A_tb),
13        .B(B_tb),
14        .Cin(Cin_tb),
15        .Sum(Sum_tb),
16        .Cout(Cout_tb)
17    );
18
19    // Test stimulus
20    initial begin
21        // Initialize inputs
22        A_tb = 4'b0000;
23        B_tb = 4'b0000;
24        Cin_tb = 1'b0;
25        #10;
26
27        // Test case 1
28        A_tb = 4'b0011; // 3
29        B_tb = 4'b0101; // 5
30        Cin_tb = 1'b0;
31        #10;
32        $display("Test Case 1: A=3, B=5, Cin=0 => Sum=%b, Cout=%b",
33                Sum_tb, Cout_tb);
34
35        // Test case 2
36        A_tb = 4'b1111; // 15
37        B_tb = 4'b0001; // 1
38        Cin_tb = 1'b0;
39        #10;
40        $display("Test Case 2: A=15, B=1, Cin=0 => Sum=%b, Cout=%b",
41                Sum_tb, Cout_tb);
42
43        // Test case 3
44        A_tb = 4'b1001; // 9
45        B_tb = 4'b0110; // 6
46        Cin_tb = 1'b1;

```

```

45     #10;
46     $display("Test Case 3: A=9, B=6, Cin=1 => Sum=%b, Cout=%b",
              Sum_tb, Cout_tb);
47
48     // Test case 4
49     A_tb = 4'b0110; // 6
50     B_tb = 4'b0111; // 7
51     Cin_tb = 1'b1;
52     #10;
53     $display("Test Case 4: A=6, B=7, Cin=1 => Sum=%b, Cout=%b",
              Sum_tb, Cout_tb);
54
55     // Finish the simulation
56     $stop;
57 end
58
59 endmodule

```

8 Synthesis Results




Figure 2: Synthesis of Parallel Adder

[h]

9 Simulation Results

10 How It Works in Depth

1. Input Initialization:

- The parallel adder takes two binary numbers and optionally a carry-in value. Each number is divided into individual bits, corresponding to the bit positions (e.g., for a 4-bit adder, there are four bits for each number).




Figure 3: Simulation of Parallel Adder

2. Bitwise Addition:

- Each bit position from the two input numbers is added together simultaneously. This is achieved using multiple full adder circuits, each responsible for one bit position.

3. Full Adder Operation:

- Each full adder consists of three inputs: two data bits and a carry-in bit from the previous stage. It performs the following calculations:
 - **Sum Calculation:** The sum of the two input bits and the carry-in is computed using the XOR (exclusive OR) operation:

$$\text{Sum}_i = A_i \oplus B_i \oplus C_i$$

- **Carry Generation:** The carry-out for the next stage is determined based on the input bits and carry-in. It is computed using:

$$\text{Carry}_{out} = (A_i \cdot B_i) + ((A_i \oplus B_i) \cdot C_i)$$

4. Carry Propagation:

- The carry-out from each full adder is passed as the carry-in to the next full adder in the chain. This process continues from the least significant bit (LSB) to the most significant bit (MSB). Because each full adder processes bits in parallel, the delay due to carry propagation is minimized compared to serial adders.

5. Result Compilation:

- After processing all bit positions, the sum outputs from each full adder are combined to form the final result. The carry-out from the last full adder is used as the final carry-out of the addition, indicating if there was an overflow beyond the most significant bit.

6. Output Generation:

- The final sum and carry-out are output from the parallel adder. The sum represents the binary result of the addition, while the carry-out signifies whether there was an overflow beyond the bit-width of the adder.

11 Conclusion

A parallel adder is an essential component in digital arithmetic, designed to enhance the speed and efficiency of binary addition. By utilizing multiple full adders to process each bit position simultaneously, it significantly reduces addition time and minimizes carry propagation delays compared to serial adders. This parallel processing capability results in high throughput and fast computation, making parallel adders ideal for high-performance systems and applications requiring rapid arithmetic operations. Despite its increased hardware complexity, the benefits of reduced delay and improved speed make the parallel adder a valuable tool in modern digital systems.

12 References

1. M. Morris Mano, *Digital Logic Design*, 4th ed., Pearson, 2013.
2. J. R. Rice, *Mathematical Foundations of Computer Science*, Springer, 2017.
3. S. Brown and Z. Vranesic, *Fundamentals of Digital Logic with Verilog Design*, 3rd ed., McGraw-Hill, 2013.
4. C. H. Roth and L. Kinney, *Fundamentals of Logic Design*, 7th ed., Cengage Learning, 2017.
5. W. I. Fletcher, *An Engineering Approach to Digital Design*, Prentice-Hall, 2018.

Created By team alpha