Fundamentals of Parallelism on Intel® Architecture

Week 2 Vectorization











§1. Vector Operations




Short Vector Support

Vector instructions – one of the implementations of SIMD (Single Instruction Multiple Data) parallelism.

Scalar Instructions


$$\begin{array}{c}
4 + 1 = 5 \\
0 + 3 = 3 \\
-2 + 8 = 6 \\
9 + -7 = 2
\end{array}$$

Vector Instructions





Instruction Sets in Intel Architecture










§2. Vectorizing your Code



Workflow of Vector Computation







Using Vector Instructions: Two Approaches

```
Automatic Vectorization 

Automatic Vectorization 

Automatic Vectorization 

A[i]+=B[i];
```

```
double A[8], B[8];
__m512d A_v = _mm512_load_pd(A);
__m512d B_v = _mm512_load_pd(B);
A_v = _mm512_add_pd(A_v,B_v);
_mm512_store_pd(A, A_v);
```

← Explicit Vectorization








Intel Intrinsics Guide

https://software.intel.com/sites/landingpage/IntrinsicsGuide







§3. Automatic Vectorization



Automatic Vectorization of Loops


```
#include <cstdio>
  int main(){
    const int n=1024:
    int A[n] attribute ((aligned(64)));
    int B[n] __attribute__((aligned(64)));
    for (int i = 0; i < n; i++)
      A[i] = B[i] = i:
    // This loop will be auto-vectorized
    for (int i = 0; i < n; i++)
      A[i] = A[i] + B[i];
    for (int i = 0; i < n; i++)
      printf("%2d %2d %2d\n",i,A[i],B[i]);
17
```

```
vega@lyra% icpc autovec.cc -qopt-report
vega@lyra% cat autovec.optrpt
LOOP BEGIN at autovec.cc(12.3)
remark #15399: vectorization support:
unroll factor set to 2 [autovec.cc(12,3)]
remark #15300: LOOP WAS VECTORIZED
[autovec.cc(12,3)]
I.OOP END
vega@lyra% ./a.out
```



Limitations on Automatic Vectorization

- ▶ Innermost loops*
- ▶ Known number of iterations
- ▶ No vector dependence
- ▶ Functions must be SIMD-enabled





^{* #}pragma omp simd to override

Targeting a Specific Instruction Set

- -x[code] to target specific processor architecture
- -ax[code] for multi-architecture dispatch

code	Target architecture
MIC-AVX512	Intel Xeon Phi processors (KNL)
CORE-AVX512	Future Intel Xeon processors
CORE-AVX2	Intel Xeon processor E3/E5/E7 v3, v4 family
AVX	Intel Xeon processor E3/E5 and E3/E5/E7 v2 family
SSE4.2	Intel Xeon processor 55XX, 56XX, 75XX and E7 family
host	architecture on which the code is compiled





Auto-Vectorized Loops May Be Complex

```
for (int i = ii; i < ii + tileSize; i++) { // Auto-vectorized
 // Newton's law of universal gravity
 const float dx = particle.x[j] - particle.x[i]; // x[j] is a const
 const float dy = particle.y[j] - particle.y[i]; // x[i] -> vector
  const float dz = particle.z[j] - particle.z[i];
 const float rr = 1.0f/sqrtf(dx*dx + dy*dy + dz*dz + softening);
  const float drPowerN32 = rr*rr*rr:
 // Calculate the net force
 Fx[i-ii] += dx * drPowerN32:
 Fy[i-ii] += dy * drPowerN32;
 Fz[i-ii] += dz * drPowerN32:
```



10

11

12

13



§4. Guided Automatic Vectorization



Vectorize more loops: #pragma omp simd

Used to "enforce vectorization of loops", which includes:

- ▶ Loops with SIMD-enabled functions
- Second innermost loops
- ▶ Failed vectorization due to compiler decision
- ▶ Where guidance is required (vector length, reduction, etc.)

See OpenMP reference for syntax; #pragma simd



Example for #pragma omp simd

```
const int N=128, T=4;
float A[N*N], B[N*N], C[T*T]:
4 | for (int jj = 0; jj < N; jj+=T) // Tile in j
    for (int ii = 0; ii < N; ii+=T) // and tile in i
6 | #pragma omp simd // Vectorize outer loop
    for (int k = 0; k < N; ++k) // long loop, vectorize it
      for (int i = 0; i < T; i++) { // Loop between ii and ii+T
        // Instead of a loop between jj and jj+T, unrolling that loop:
        C[0*T + i] += A[(jj+0)*N + k]*B[(ii+i)*N + k];
10
        C[1*T + i] += A[(jj+1)*N + k]*B[(ii+i)*N + k];
11
        C[2*T + i] += A[(jj+2)*N + k]*B[(ii+i)*N + k];
12
        C[3*T + i] += A[(jj+3)*N + k]*B[(ii+i)*N + k];
13
```



Vectorization Directives

- ▶ #pragma omp simd
- ▶ #pragma vector always
- ▶ #pragma vector aligned | unaligned
- ▶ #pragma vector nontemporal | temporal
- ▶ #pragma novector
- ▶ #pragma ivdep
- ▶ restrict qualifier and -restrict command-line argument
- ▶ #pragma loop count





§5. SIMD-enabled Functions



SIMD-Enabled Functions

Define function in one file (e.g., library), use in another

```
// Compiler will produce 3 versions:

#pragma omp declare simd

float my_simple_add(float x1, float x2){

return x1 + x2;

}
```

```
// May be in a separate file
#pragma omp simd
for (int i = 0; i < N, ++i) {
   output[i] = my_simple_add(inputa[i], inputb[i]);
}</pre>
```





SIMD-enabled Functions May Be Complex

```
1 #pragma omp declare simd
  float MyErfElemental(const float inx){
      const float x = fabsf(inx); // Absolute value (in each vector lane)
      const float p = 0.3275911f; // Constant parameter across vector lanes
      const float t = 1.0f/(1.0f+p*x); // Expression in each vector lanes
      const float 12e = 1.442695040f; // log2f(expf(1.0f))
      const float e = exp2f(-x*x*12e); // Transcendental in each vector lane
      float res = -1.453152027f + 1.061405429f*t; // Computing a polynomial
                                                   // in each vector lane
      res = 1.421413741f + t*res:
      res =-0.284496736f + t*res:
10
      res = 0.254829592f + t*res;
11
      res *= e:
12
      res = 1.0f - t*res; // Analytic approximation in each vector lane
13
      return copysignf(res, inx); // Copy sign in each vector lane
14
```





§6. Vector Dependence



True Vector Dependence

▶ True vector dependence – vectorization impossible:

```
for (int i = 1; i < n; i++)
a[i] += a[i-1]; // dependence on the previous element
```

▶ Safe to vectorize:

```
for (int i = 0; i < n-1; i++)
    a[i] += a[i+1]; // no dependence on the previous element</pre>
```

May be safe to vectorize:

```
for (int i = 16; i < n; i++)
a[i] += a[i-16]; // no dependence if vector length <=16
```



Assumed Vector Dependence

Not enough information to confirm or rule out vector dependence:

```
void AmbiguousFunction(int n, int *a, int *b) {
  for (int i = 0; i < n; i++)
    a[i] = b[i];
}</pre>
```

- ▶ If a, b are not aliased or b>a, then safe to vectorize
- ▶ If a, b are aliased (e.g., b==a-1), requires scalar computation



Multiversioning

```
user@host% icpc -c code.cc -qopt-report
user@host% cat code.optrpt
LOOP BEGIN at code.cc(4,1)
<Multiversioned v1>
  remark #25228: LOOP WAS VECTORIZED
I.OOP FND
LOOP BEGIN at code.cc(4,1)
<Multiversioned v2>
  remark #15304: loop was not vectorized: non-vectorizable loop instance
LOOP END
```

Pointers checked for aliasing *runtime* to choose code path.







Pointer Disambiguation

Prevent multiversioning or allow vectorization with a directive:

```
#pragma ivdep
 for (int i = 0; i < n; i++)
  // ...
user@host% icpc -c code.cc -qopt-report -qopt-report-phase:vec
user@host% cat vdep.optrpt
LOOP BEGIN at code.cc(4,1)
   remark #25228: LOOP WAS VECTORIZED
I.OOP F.ND
. . .
```

Alternative: keyword restrict – more fine-grained, weaker.







§7. Strip-Mining



Strip-Mining for Vectorization

- > Programming technique that turns one loop into two nested loops.
- ▶ Used to expose vectorization opportunities.

Original:

```
for (int i = 0; i < n; i++) {
// ... do work
}
```

Strip-mined:





§8. Example: Stencil Code



Stencil Operators


- ▶ Linear systems of equations
- Partial differential equations

$$Q_{x,y} = \begin{array}{cccccc} c_{00}P_{x-1,y-1} & + & c_{01}P_{x,y-1} & + & c_{02}P_{x+1,y-1} & + \\ C_{x,y} = & c_{10}P_{x-1,y} & + & c_{11}P_{x,y} & + & c_{12}P_{x+1,y} & + \\ c_{20}P_{x-1,y+1} & + & c_{21}P_{x,y+1} & + & c_{22}P_{x+1,y+1} \end{array}$$


Fluid dynamics, heat transfer, image processing (convolution matrix), cellular automata.



Edge Detection



$$\left[\begin{array}{rrrr}
-1 & -1 & -1 \\
-1 & 8 & -1 \\
-1 & -1 & -1
\end{array} \right] -$$







Basic Implementation

```
1 | float *in, *out; // Input and output images
int width, height; // Dimensions of the input image
  // Image convolution with the edge detection stencil kernel:
for (int i = 1; i < height-1; i++)</pre>
  for (int j = 1; j < width-1; j++)
   out[i*width + j] =
   -in[(i-1)*width + j-1] - in[(i-1)*width + j] - in[(i-1)*width + j+1]
   -in[(i)*width + j-1] + 8*in[(i)*width + j] - in[(i)*width + j+1]
  -in[(i+1)*width + j-1] - in[(i+1)*width + j] - in[(i+1)*width + j+1];
10
```



Vectorization

```
user@vega% icpc -c -qopt-report=5 -xMIC-AVX512 stencil.cc
```

```
for (int i = 1; i < height-1; i++)

#pragma omp simd

for (int j = 1; j < width-1; j++)

out[i*width + j] =


-in[(i-1)*width + j-1] - in[(i-1)*width + j] - in[(i-1)*width + j+1]

-in[(i )*width + j-1] + 8*in[(i )*width + j] - in[(i )*width + j+1]

-in[(i+1)*width + j-1] - in[(i+1)*width + j] - in[(i+1)*width + j+1];</pre>
```



Performance







§9. Example: Numerical Integration



Midpoint Rectangle Method

$$I(a,b) = \int_{0}^{a} f(x) dx \approx \sum_{i=0}^{n-1} f\left(x_{i+\frac{1}{2}}\right) \Delta x,$$

where

$$\Delta x = \frac{a}{n}$$
, $x_{i+\frac{1}{2}} = \left(i + \frac{1}{2}\right) \Delta x$.



Scalar Implementation

```
double BlackBoxFunction(double x);
  . . .
  const double dx = a/(double)n;
  double integral = 0.0;
  for (int i = 0; i < n; i++) {
    const double xip12 = dx*((double)i + 0.5);
    const double dI = BlackBoxFunction(xip12)*dx;
    integral += dI;
10
```




Vectorized Implementation

```
1 #pragma omp declare simd
  double BlackBoxFunction(double x);
  const double dx = a/(double)n;
  double integral = 0.0;
  #pragma omp simd reduction(+: integral)
  for (int i = 0; i < n; i++) {
    const double xip12 = dx*((double)i + 0.5);
    const double dI = BlackBoxFunction(xip12)*dx;
    integral += dI;
12
```



Performance








§10. Learn More



Loop Was Vectorized, Now What?

- 1. Unit-stride access
- 2. Data alignment
- 3. Container padding
- 4. Eliminate peel loops
- 5. Eliminate multiversioning
- 6. Optimize data re-use in caches





Loop Was Vectorized, Now What?

- 1. Unit-stride access
- 2. Data alignment
- 3. Container padding
- 4. Eliminate peel loops
- 5. Eliminate multiversioning
- 6. Optimize data re-use in caches

Vector Arithmetics is Cheap, Memory Access is Expensive

If you don't optimize cache usage, vectorization will not matter.

You will be bottlenecked by memory access.





