



SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

Constituent of Symbiosis International (Deemed University), Pune

Name: Arjunsingh Gautam


PRN: 22070123043
Experiment 9

Date: 22/10/24

Aim: Implementation of Mealy FSM in Verilog.

Software: Xilinx Vivado Design Suite

State Diagram and State Table



Procedure:

- 1) Open the Xilinx Vivado Design Suite
- 2) Go to file and click new project
- 3) Enter the project name and click next
- 4) Select the family name of the FPGA Device, parameter setting and HDL is verilog click next and click finish.
- 5) Click new source.
- 6) Select Verilog module and type file name and click next.
- 7) Assign input and output port and click next.
- 8) Finally, the report is shown click finish.
- 9) Type the program save and check syntax error.
- 10) To see the output waveform select ISim simulator
- 11) Give values to the input variables using force clock or force constant and then click run



SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

Constituent of Symbiosis International (Deemed University), Pune

- 12) In wave window, click run icon and you can see corresponding output.
- 13) For synthesis of the design, open XST synthesis tool and run the design for synthesis.
- 14) Open RTL schematic and Technology schematic and understand implemented design on FPGA
- 15) Open synthesis result to know resource utilization of the design.

Code:

```
1 timescale 1ns / 1ps
2 // Arjunsingh Gautam (22070123043)
3 module mealy1101(
4     input clk,
5     input reset,
6     input in,
7     output reg out
8 );
9     // State encoding
10    reg [2:0] pst, nst; // Present and next state
11
12    parameter
13        s0 = 3'b000, // Initial state
14        s1 = 3'b001, // Detected '1'
15        s2 = 3'b010, // Detected '11'
16        s3 = 3'b011; // Detected '110'
17
18    // State transition on clock edge or reset
19    always @(posedge clk or posedge reset) begin
20        if (reset)
21            pst <= s0; // Reset to initial state
22        else
23            pst <= nst; // Update present state
24    end
25
26    // Next state and output logic
27    always @(pst or in) begin
28        case (pst)
29            s0: begin
30                if (in) begin
31                    nst <= s1; // Move to state s1 on '1'
32                    out <= 0; // Output is 0
33                end else begin
34                    nst <= s0; // Stay in s0
35                    out <= 0; // Output is 0
36                end
37            end
38
39            s1: begin
40                if (in) begin
41                    nst <= s2; // Move to state s2 on '1'
42                    out <= 0; // Output is 0
43                end else begin
44                    nst <= s0; // Move back to s0 on '0'
```



Output:





SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

Constituent of Symbiosis International (Deemed University), Pune

TestBench:

```
1 | `timescale 1ns / 1ps
2 | ///////////////////////////////////////////////////////////////////
3 | // Arjunsingh Gautam (22070123043)
4 | module testbench_mealy1101;
5 | // Inputs
6 | reg clk;
7 | reg reset;
8 | reg in;
9 | // Outputs
10 | wire out;
11 | // Instantiate the Unit Under Test (UUT)
12 | mealy1101 uut (
13 | .clk(clk),
14 | .reset(reset),
15 | .in(in),
16 | .out(out)
17 | );
18 | initial begin
19 |     // Initialize Inputs
20 |     clk = 0;
21 |     forever #5 clk=~clk;
22 | end
23 | initial begin
24 |     reset = 1;
25 |     in = 0;
26 |     #10 reset=0;
27 |     #20 in=0;
28 |     #20 in=1;
29 |     #10 in=1;
30 |     #10 in=0;
31 |     #10 in=1;
32 |     #10 in=0;
33 |     #20 in=0;
34 |     #20 in=1;
35 |     #10 in=1;
36 |     #10 in=0;
37 |     #10 in=1;
38 |     #100$finish;
39 | end
40 | endmodule
41 |
```



SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

Constituent of Symbiosis International (Deemed University), Pune

Result:

- a) Simulate the design using the simulation tool to verify its functionality.
- b) Synthesis the design using synthesis tool to find out the resource utilization.
- c) Draw RTL and Technology schematics of the design.

Conclusion:

The Mealy state machine successfully detects the sequence "1101," producing the correct output based on the defined state transitions. This implementation demonstrates the effectiveness of using state machines in recognizing specific input patterns in digital systems.

Questions for Reflection:

- 1) What is the difference between Mealy and Moore FSM?
 - 2) Which FSM is more stable and why?
 - 3) Draw FSM diagram for sequence detector 1100.
 - 4) What do you mean by overlapping and non overlapping FSM?
-
1. The main difference between Mealy and Moore FSMs is that Mealy outputs depend on both the current state and the input, while Moore outputs depend only on the current state.
 2. Moore FSMs are generally considered more stable because their outputs change only on state transitions, reducing the risk of output glitches due to input changes.
 3. (Diagram description) The FSM for detecting the sequence "1100" has states: s0 (start), s1 (first '1'), s2 (second '1'), s3 (first '0' after '11'), and s4 (second '0' after '11'); an output is generated when reaching s4.
 4. Overlapping FSMs allow for sequences to be detected within other sequences, while non-overlapping FSMs only detect distinct sequences without considering any potential overlaps.