



# SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

## Constituent of Symbiosis International (Deemed University), Pune

Name: Arjunsingh Gautam

PRN: 22070123043


Date: 22/10/24

### Experiment 10

**Aim:** Implementation of Moore FSM in Verilog.

**Software:** Xilinx Vivado Design Suite

**State Diagram and State Table**



### **Procedure:**

- 1) Open the Xilinx Vivado Design Suite
- 2) Go to file and click new project
- 3) Enter the project name and click next
- 4) Select the family name of the FPGA Device, parameter setting and HDL is verilog click next and click finish.
- 5) Click new source.
- 6) Select Verilog module and type file name and click next.
- 7) Assign input and output port and click next.
- 8) Finally, the report is shown click finish.
- 9) Type the program save and check syntax error.
- 10) To see the output waveform select ISim simulator
- 11) Give values to the input variables using force clock or force constant and then click run
- 12) In wave window, click run icon and you can see corresponding output.
- 13) For synthesis of the design, open XST synthesis tool and run the design for synthesis.
- 14) Open RTL schematic and Technology schematic and understand implemented design



## SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

### Constituent of Symbiosis International (Deemed University), Pune

---

on FPGA

15) Open synthesis result to know resource utilization of the design.

Code:

```
1  `timescale 1ns / 1ps
2  // Arjunsingh Gautam (22070123043)
3  module moore1010(
4      input clk,
5      input reset,
6      input in,
7      output reg out
8  );
9      // State encoding
10     reg [2:0] pst, nst; // Present and next state
11
12     // State definitions
13     parameter
14         s0 = 3'b000, // Initial state
15         s1 = 3'b001, // Detected '1'
16         s2 = 3'b010, // Detected '10'
17         s3 = 3'b011, // Detected '101'
18         s4 = 3'b100; // Detected '1010'
19
20     // State transition on clock edge or reset
21     always @(posedge clk or posedge reset) begin
22         if (reset)
23             pst <= s0; // Reset to initial state
24         else
25             pst <= nst; // Update present state
26     end
27
28     // Next state logic
29     always @(pst or in) begin
30         case (pst)
31             s0: begin
32                 if (in)
33                     nst <= s1; // Move to state s1 on '1'
34                 else
35                     nst <= s0; // Stay in s0
36             end
37             s1: begin
38                 if (!in)
39                     nst <= s2; // Move to state s2 on '0'
40                 else
41                     nst <= s1; // Stay in s1
42             end
43         end
44     end
```



# SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

## Constituent of Symbiosis International (Deemed University), Pune

```
45 ○ s2: begin
46 ○   if (in)
47 ○     nst <= s3; // Move to state s3 on '1'
48 ○   else
49 ○     nst <= s0; // Move back to s0 on '0'
50 ○   end
51 ○
52 ○ s3: begin
53 ○   if (!in)
54 ○     nst <= s4; // Move to state s4 on '0'
55 ○   else
56 ○     nst <= s1; // Go back to s1 on '1'
57 ○   end
58 ○
59 ○ s4: begin
60 ○   if (in)
61 ○     nst <= s3; // Move back to s3 on '1'
62 ○   else
63 ○     nst <= s0; // Move back to s0 on '0'
64 ○   end
65 ○
66 ○ default:
67 ○   nst <= s0; // Default to initial state
68 ○ endcase
69 ○ end
70 ○
71 ○ // Output logic (Moore)
72 ○ always @(pst) begin
73 ○   if (pst == s4)
74 ○     out <= 1; // Output high when in state s4
75 ○   else
76 ○     out <= 0; // Output low otherwise
77 ○ end
78 ○ endmodule
79 ○
```

Output:





# SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE

## Constituent of Symbiosis International (Deemed University), Pune

---

Test bench:

```
1  : `timescale 1ns / 1ps
2  : //////////////////////////////////////////
3  : // Arjunsingh Gautam (22070123043)
4  : module tt_moore_1010;
5  : // Inputs
6  : reg clk;
7  : reg reset;
8  : reg in;
9  : // Outputs
10 : wire out;
11 : // Instantiate the Unit Under Test (UUT)
12 : moore1010 uut (
13 :   .clk(clk),
14 :   .reset(reset),
15 :   .in(in),
16 :   .out(out)
17 : );
18 : initial
19 : begin
20 :   ○ reset=0; clk=0; in=0;
21 :   ○ #5 in=0;
22 :   ○ #5 in=0;
23 :   ○ #5 in=1;
24 :   ○ #10 in=0;
25 :   ○ #10 in=1;
26 :   ○ #10 in=0;
27 :   ○ #10 in=1;
28 :   ○ #10 in=0;
29 :   ○ #10 in=0;
30 :   ○ #5 in=0;
31 :   ○ #5 in=1;
32 : end
33 : always
34 : ○ #5 clk=~clk;
35 : endmodule
36 :
```



## **SYMBIOSIS INSTITUTE OF TECHNOLOGY, PUNE**

### **Constituent of Symbiosis International (Deemed University), Pune**

---

#### **Result:**

- Simulate the design using the simulation tool to verify its functionality.
- Synthesis the design using synthesis tool to find out the resource utilization.
- Draw RTL and Technology schematics of the design.

#### **Conclusion:**

The Moore state machine effectively detects the sequence "1010," generating an output signal only when the entire sequence is recognized. This implementation demonstrates the advantages of Moore machines, particularly their stability in output behavior during state transitions.

#### **Questions for Reflection:**

- What is the difference between Mealy and Moore FSM?
  - Which FSM is more stable and why?
  - Draw FSM diagram for sequence detector 1100.
  - What do you mean by overlapping and non overlapping FSM?
- The difference between Mealy and Moore FSMs lies in their output behavior: Mealy outputs depend on both the current state and input, while Moore outputs depend solely on the current state.
  - Moore FSMs are more stable because their outputs change only on state transitions, minimizing the chance of glitches from input variations.
  - (Diagram description) The FSM for the sequence "1100" includes states: s0 (start), s1 (first '1'), s2 (second '1'), s3 (first '0'), and s4 (second '0'), with an output generated at s4.
  - Overlapping FSMs can detect sequences within other sequences, while non-overlapping FSMs identify distinct sequences without recognizing any embedded sequences.