Name:Arjunsingh Gautam Date:13/8/24 PRN:22070123043


**Experiment 4** 

Aim-1: Implementation of 3:8 decoder using Behavioral Modelling in Verilog.

Software: Xilinx Vivado Design Suite

**Theory:** Truth table of 8:1 Mux

IN <sub>2</sub>	IN <sub>1</sub>	IN <sub>0</sub>	OUT <sub>7</sub>	OUT <sub>6</sub>	OUT₅	OUT <sub>4</sub>	OUT <sub>3</sub>	OUT <sub>2</sub>	OUT <sub>1</sub>	OUT <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



## **Procedure:**

- 1) Open the Xilinx Vivado Design Suite
- 2) Go to file and click new project
- 3) Enter the project name and click next
- 4) Select the family name of the FPGA Device, parameter setting and HDL is verilog click next and click finish.
- 5) Click new source.

## Name: Arjunsingh Gautam

- Date:13/8/24
- 6) Select Verilog module and type file name and click next.
- 7) Assign input and output port and click next.
- 8) Finally, the report is shown click finish.
- 9) Type the program save and check syntax error.
- 10) To see the output waveform select ISim simulator
- 11) Give values to the input variables using force clock or force constant and then click run
- 12) In wave window, click run icon and you can see corresponding output.
- 13) For synthesis of the design, open XST synthesis tool and run the design for synthesis.
- 14) Open RTL schematic and Technology schematic and understand implemented design on FPGA
- 15) Open synthesis result to know resource utilization of the design.

## Code:

```
module decoder3to8 (
input [2:0] in,
output reg [7:0] out
always @(in)
case (in)
3'b000 : out = 8'b00000001;
3'b001 : out = 8'b00000010;
3'b010 : out = 8'b00000100:
3'b011 : out = 8'b00001000;
3'b100 : out = 8'b00010000;
3'b101 : out = 8'b00100000;
3'b110 : out = 8'b01000000;
3'b111 : out = 8'b100000000;
default : out = 8'b000000000;
endcase
endmodule
```

## **Result:**



Spartan-7 Physical Simulation

PRN:22070123043

```
Name: Arjunsingh Gautam
                      Date:13/8/24
                                         PRN:22070123043
    set_property -dict { PACKAGE_PIN A5
                      IOSTANDARD LVCMOS33 } [get ports { in[0] }];
    Constraint File
    set property -dict { PACKAGE_PIN Al3 IOSTANDARD LVCMOS33} [get ports {out[6]}];
    23 | module decoder(
        input [2:0] in,
    25
        output reg [7:0] out
    26
    27
         always @(in)
                                     Verilog Code
    28 ; case (in)
    29
      3'b000 : out = 8'b000000001;
       3'b001 : out = 8'b000000010;
    30
    31
       3'b010 : out = 8'b00000100;
    32
       3'b011 : out = 8'b00001000;
    33
      3'b100 : out = 8'b00010000;
    34 3'b101 : out = 8'b001000000;
    35 ; 3'bl10 : out = 8'b010000000;
    36 3'bll1 : out = 8'bl00000000;
    37
      default : out = 8'b000000000;
    38 : endcase
    39 endmodule
    40 ! //Arjunsingh Gautam
    41 //22070123043
                       RTL_ROM
                                              Schematic Design
                 A[2:0]
                                         out[7:0]
                              0[7:0]
```

# **Aim-2: Implementation of 8:1 mux using:**

- a) Dataflow modeling
- b) Implementing the design of Spartan-7 kit

out\_i

**Apparatus:** Xilinx Vivado Design Suite


**Theory:** Truth table of 8:1 Mux

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Υ
0	0	0	I <sub>0</sub>
0	0	1	l <sub>1</sub>
0	1	0	l <sub>2</sub>
0	1	1	l <sub>3</sub>
1	0	0	I <sub>4</sub>

Name:Arjunsingh Gautam Date:13/8/24 PRN:22070123043

1	0	1	l <sub>5</sub>
1	1	0	<b>I</b> <sub>6</sub>
1	1	1	l <sub>7</sub>

## CIRCUIT DIAGRAM



### **Procedure:**

- 1) Open the Xilinx Vivado Design Suite
- 2) Go to file and click new project
- 3) Enter the project name and click next
- 4) Select the family name of the FPGA Device, parameter setting and HDL is verilog click next and click finish.
- 5) Click new source.
- 6) Select Verilog module and type file name and click next.
- 7) Assign input and output port and click next.
- 8) Finally, the report is shown click finish.
- 9) Type the program save and check syntax error.
- 10) To see the output waveform select ISim simulator
- 11) Give values to the input variables using force clock or force constant and then click run
- 12) In wave window, click run icon and you can see corresponding output.
- 13) For synthesis of the design, open XST synthesis tool and run the design for synthesis.
- 14) Open RTL schematic and Technology schematic and understand implemented design on FPGA
- 15) Open synthesis result to know resource utilization of the design.

#### Code:

## **Dataflow Modelling**

module mux81\_dataflow(input i0,i1,i2,i3,i4,i5,i6,i7,input s0,s1,s2,output out

```
Name:Arjunsingh Gautam Date:13/8/24 PRN:22070123043 ); assign out = s2?(s1?(s0?i7:i6):(s0?i5:i4)):(s1?(s0?i3:i2):(s0?i1:i0)); endmodule
```

## **Result:**

```
1. Verilog Code:
```


```
module mul df (
 input i0,
 input il,
 input i2,
 input i3,
 input 14,
 input i5,
 input 16,
 input i7,
 input s0,
 input sl,
 input s2,
 output out
 assign out = s2?(s1?(s0?i7:i6):(s0?i5:i4)):(s1?(s0?i3:i2):(s0?i1:i0));
endmodule
//Arjunsingh Gautam
//22070123043
2.Constraint File:
set property -dict { PACKAGE PIN F14 IOSTANDARD LVCMOS33 } [get ports { s1 }];
```

Name: Arjunsingh Gautam


Date:13/8/24

PRN:22070123043

# 3. Schematic Design:



# 4. Elaborate Design:



Name: Arjunsingh Gautam Date: 13/8/24 PRN: 22070123043

5.FPGA Kit Simulation:



# **Conclusion:**

- In this experiment we study the functioning of a decoder and also implement the Verilog design on Spartan-7 Hardware board and physically stimulate the design
- We also study about multiplexer and implemented 8:1 multiplexer using data-flow level modelling on Spartan-7 FPGA kit