INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR

COMPUTER ORGANIZATION LABORATORY

ASSIGNMENT 7

RISC PROCESSOR DESIGN

GROUP MEMBERS

GROUP 54:

- 1) Gaurav Madkaikar 19CS30018
- 2) Girish Kumar 19CS30019

RISC PROCESSOR DESIGN

Instruction Set Architecture

Class	Instruction	Usage	Meaning
	Add	add rs,rt	$rs \leftarrow (rs) + (rt)$
	Comp	comp rs,rt	$rs \leftarrow 2$'s Complement (rs)
Arithmetic	Add immediate	addi rs,imm	$rs \leftarrow (rs) + imm$
	Complement Immediate	compi rs,imm	$rs \leftarrow 2$'s Complement (imm)
Logic	AND	and rs,rt	$rs \leftarrow (rs) \land (rt)$
	XOR	xor rs,rt	$rs \leftarrow (rs) \oplus (rt)$
	Shift left logical	shll rs, sh	$rs \leftarrow (rs)$ left-shifted by sh
	Shift right logical	shrl rs, sh	$rs \leftarrow (rs)$ right-shifted by sh
Shift	Shift left logical variable	shllv rs, rt	$rs \leftarrow (rs)$ left-shifted by (rt)
	Shift right logical	shrl rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)
	Shift right arithmetic	shra rs, sh	$rs \leftarrow (rs)$ arithmetic right-shifted by sh
	Shift right arithmetic variable	shrav rs, rt	$rs \leftarrow (rs)$ right-shifted by (rt)
1111	Load Word	lw rt,imm(rs)	$rt \leftarrow mem[(rs) + imm]$
Memory	Store Word	sw rt,imm,(rs)	$mem[(rs) + imm] \leftarrow (rt)$
	Unconditional branch	b L	goto L
	Branch Register	br rs	goto (rs)
	Branch on less than 0	bltz rs,L	if(rs) < 0 then goto L
Branch	Branch on flag zero	bz rs,L	if $(rs) = 0$ then goto L
	Branch on flag not zero	bnz rs,L	$if(rs) \neq 0$ then goto L
	Branch and link	bl L	goto L; $31 \leftarrow (PC)+4$
	Branch on Carry	bcy L	goto L if Carry = 1
	Branch on No Carry	bncy L	goto L if Carry = 0

Instruction Format and Encoding

<u>Opcode</u>	Binary Rep.	<u>Functions</u>
0	0000	add, comp, AND, XOR, shll, shrl, shllv, shrlv, shra, shrav
1	0001	addi, compi
2	0010	lw, sw
3	0011	br, bltz, bz, bnz (With reg.)
4	0100	b, bl, bcy, bncy (Without reg.)

Number of operations (Opcode) that can be added = $2^4 - 5 = 11$

R-Format Instructions

Opcode- 0000

Opcode	rs	rt	shamt	Don't Care	function
4 bits	5 bits	5 bits	5 bits	9 bits	4 bits

Number of functions that can be added = $2^4 - 10 = 6$

Function	Function Code	Binary Rep.
xor	0	000000
and	1	000001
add	2	000010
comp	3	000011
shll	4	000100
shrl	5	000101
shra	6	000110
shllv	7	000111
shrlv	8	001000
shrav	9	001001

Immediate (I-Format) Instructions

Opcode- 0001

Opcode	rs	immediate	function
4 bits	5 bits	19 bits	4 bits

Number of functions that can be added = $2^4 - 2 = 14$

Function	Function Code	Binary Rep.
addi	0	0000
compi	1	0001

Memory Instructions

Opcode - 0010

Opcode	rt	rs	immediat e	function
4 bits	5 bits	5 bits	16 bits	2 bits

Number of functions that can be added = $2^2 - 2 = 2$

Function	Function Code	Binary Rep.
lw	0	00
sw	1	01

Branch with registers

Opcode - 0011

Opcode	rs	Label	function
4 bits	5 bits	19 bits	4 bits

Number of functions that can be added = $2^4 - 4 = 12$

Function	Function Code	Binary Rep.
br	0	0000
bltz	1	0001
bz	2	0010
bnz	3	0011

Branch without registers


Opcode - 0100

Opcode	Label	function
4 bits	24 bits	4 bits


Number of functions that can be added = $2^4 - 4 = 12$

Function	Function Code	Binary Rep.				
b	0	0000				
bl	1	0001				
bcy	2	0010				
bncy	3	0011				

32-bit ALU Design



RISC Processor Architecture



ALU control table

ALU control	Function
and	0000
add	0001
subtract	0110
xor	1100
comp	0111

ALUOp	Function Code	Functions	ALU_CtrlOp
000	XXXX	lw/sw	1111
	0000	xor	0000
001	0001	and	0001
	0010	add	0010
	0011	comp	0011
010	0000	addi	0010
010	0001	compi	0011
011	XXXX	shift	0100
100	XXXX	Branch with reg.	0101
101	XXXX	Branch without reg.	1111

Control Logic Truth Table

Op Code	Function Code	Function Name	Controller Outputs											
			ShiftDir	ShiftOp	Shift	MemRead	MemWrite	Mem -to- Reg	ALUOp (3B)	ALUSrc	Reg Write	Branch (2B)	Link	Comp
	0000	xor	Х	Х	0	0	0	0	001	0	1	00	0	Х
	0001	and	х	X	0	0	0	0	001	0	1	00	0	Х
	0010	add	х	Х	0	0	0	0	001	0	1	00	0	0
0000	0011	comp	х	х	0	0	0	0	001	0	1	00	0	1
	0100	shll	0	0	1	0	0	0	011	0	1	00	0	Х
	0101	shrl	1	0	1	0	0	0	011	0	1	00	0	Х
	0110	shra	1	1	1	0	0	0	011	0	1	00	0	Х
	0111	shllv	0	0	1	0	0	0	011	0	1	00	0	Х
	1000	shrlv	1	0	1	0	0	0	011	0	1	00	0	Х
	1001	shrav	1	1	1	0	0	0	011	0	1	00	0	Х
0001	0000	addi	х	x	0	0	0	0	010	1	1	00	0	Х
	0001	compi	х	х	0	0	0	0	010	1	1	00	0	Х
	00	lw	Х	Х	0	1	0	1	000	1	1	00	0	Х

0010	01	sw	х	х	0	0	1	х	000	1	0	00	0	х
	0000	br	х	х	0	0	0	Х	100	0	0	01	0	Х
0011	0001	bltz	х	х	0	0	0	Х	100	0	0	01	0	Х
	0010	bz	х	Х	0	0	0	х	100	0	0	01	0	Х
	0011	bnz	х	Х	0	0	0	х	100	0	0	01	0	Х
	0000	b	х	Х	0	0	0	х	101	0	0	11	0	Х
0100	0001	bl	х	Х	0	0	0	Х	101	0	0	11	1	Х
	0010	bcy	х	х	0	0	0	Х	101	0	0	10	0	Х
	0011	bncy	х	Х	0	0	0	х	101	0	0	10	0	х

Control Signals:

ShiftDir: Indicates the direction of the logical shift operation

ShiftOp: Indicates the type of shift operation

Shift: Indicates a shift operation

MemRead: Indicates a read from the memory

MemWrite: Indicates a write to the memory

MemtoReg: Indicates a load-word instruction

RegWrite: Write data to the destination register

ALUOp: Indicates the type of ALU Operation (E.g., and, xor, add)

ALUSrc: Indicates immediate instructions

Link: Indicates a branch-and-link instruction

Branch (2B): Indicates the type of branch instruction

00 -> No branch

01 -> Branch with registers

10 -> Branch with carry

11 -> Branch with no registers

Testing the processor

1) GCD Example

```
# $s3 will store the GCD of A and B
main:
1. addi $s1, 2
addi $s2, 5
3. addi $s3, 0
GCD:
4. add $t0, $s1
5. comp $t1, $s2
6. add $t0, $t1
       $t0, exit
                        # if(A == B) goto exit
7. bz
8. bltz $t0, else
                        # if(A < B) goto else code block
9. add $s1, $t1
10. comp $t3, $t0
11. add $t0, $t3
                        # Restore t0
12. b
         GCD
else:
13. comp $t2, $s1
14. add $s2, $t2
15. comp $t3, $t0
16. add $t0, $t3
                        # Restore t0
17. b
         GCD
exit:
18. add $s3, $s1
19. # Exit Program
```

memory initialization radix=2; memory initialization vector= 000110101000000000101011110010000, 000110110000000000001001000010000, 0000010001011000000000000000000011, 001100111000000000000000111000000, 001100111000000000000001101000001, 0000010100011100000000000000000011, 0000010011010100000000000000000011, 0000010100011100000000000000000011, 0100000000000000000000001000000000, 0000101111010100000000000000000010;

This an example of a GCD computing program to test the processor written according to the ISA format provided. Register conventions are similar to that of 32-bit MIPS register convention. **Module RegFile** contains the 32X32 bit register file initializing each of the 32 registers to 0. The final GCD value is stored in the register \$s3 (Register 23).


2) Linear Search

```
memory initialization radix=2;
   // Linear Search Algorithm
   // Answer contained in $t0
                                                   2
                                                      memory initialization vector=
   // Example
                                                      arr[] = \{12, 5, 17, 123\}
   key = 17
                                                      000101000000000000000000011000000,
   $t0 = 2 (Result)
                                                      000101001000000000000000001010000,
                                                      0001010100000000000000001000100000
   main:
   1. addi $t0, 0
                                                      000101011000000000000011110110000,
   2. addi $t1, 12
                                                  8
                                                      00011010000000000000000100010000,
   3. addi $t2, 5
11
                                                      0000101011010000000000000000000011,
12
   4. addi $t3, 17
   5. addi $t4, 123
13
                                                  10
                                                      000110110000000000000000001000000,
   6. addi $s0, 17
                    # s0 <-- key
                                                 11
                                                      0010010000011100000000000000000001.
   7. comp $s1, $s0
                    # s1 = -17
15
                                                 12
                                                      0010010010011100000000000000010001,
   8. addi $s2, 4
                    \# s2 = 4
   9. sw $t1, 0, $t0
17
                                                 13
                                                      001001010001110000000000000100001.
   10. sw $t2, 4, $t0
                                                 14
                                                      001001011001110000000000000110001,
   11. sw $t3, 8, $t0
19
20
   12. sw $t4, 12, $t0
                                                  15
                                                      00000110010100000000000000000000011,
   13. comp $t5, $s0
21
                     # t5 = -key
                                                 16
                                                      0000011011010100000000000000000011,
                                                 17
                                                      23
   searchLoop:
   14. comp $t6, $s2
                       # t6 = -4
24
                                                 18
                                                      001101101000000000000010110000010,
   15. add $t6, $s3
                      # t6 += s3
25
                                                  19
                                                      16. bz
           $t6, Exit
                       # if(t6 == 0) goto Exit
26
                                                  20
                                                      17. lw $t7, 0($t0)
                       # t7 = Mem[t0]
   18. add $t7, $s0
                      # t7 = Mem[t0] - key
28
                                                  21
                                                      00110111000000000000010110000010,
   19. bz $t7, Exit
29
                       # if(t7 == 0) goto Exit
                                                  22
                                                      0001001110000000000000000001000000.
   20. addi $t0, 4
                       # t0 += 4
                                                  23
                                                      21. addi $s3, 1
                       # s3 += 1
   22. b
          searchLoop
                                                  24
                                                      01000000000000000000001110000000,
                                                  25
                                                      Exit:
                                                  26
   23. # Exit program
```


Similarly, a linear search algorithm is implemented according to the ISA. The search position is stored in \$10 (Register 7).

Loaded Register Values

• Result stored in 2's complement form



Synthesis Report



The processor design is correctly synthesized.