EECS 111:

System Software

Lecture: Main Memory Prof. Mohammad Al Faruque

The Henry Samueli School of Engineering Electrical Engineering & Computer Science University of California Irvine (UCI)

Memory Management


- □ Background
- Swapping
- Contiguous Memory Allocation
- Segmentation
- Paging
- Structure of the Page Table

Background


- □ Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- Register access in one CPU clock (or less)
- ☐ Main memory can take many cycles, causing a stall
- □ Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation

Base and Limit Registers

- A pair of base and limit registers define the logical address space
- □ CPU must check every memory access generated in user mode to be sure it is between base and limit for that user



Hardware Address Protection with Base and Limit Registers



Address Binding


- Programs on disk, ready to be brought into memory to execute form an input queue
 - Without support, must be loaded into address 0000
- □ Inconvenient to have first user process physical address always at 0000
 - How can it not be?
- □ Further, addresses represented in different ways at different stages of a program's life
 - Source code addresses usually symbolic
 - Compiled code addresses bind to relocatable addresses
 - i.e. "14 bytes from beginning of this module"
 - Linker or loader will bind relocatable addresses to absolute addresses
 - □ i.e. 74014
- □ Each binding maps one address space to another

Al Faruque Lecture @ Spring 2016

Binding of Instructions and Data to Memory

- □ Address binding of instructions and data to memory addresses can happen at three different stages
 - 1. Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
 - The MS-DOS .COM format programs are bound at compile time
 - 2. Load time: Must generate relocatable code if memory location is not known at compile time
 - Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another
 - Need hardware support for address maps (e.g., base and limit registers)


Multistep Processing of a User Program



Memory-Management Unit (MMU)

- □ Hardware device that at run time maps virtual to physical address
- Many methods possible, covered in the rest of this chapter. To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
 - Base register now called relocation register
 - MS-DOS on Intel 80x86 used 4 relocation registers
- □ The user program deals with logical addresses; it never sees the real physical addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses

Dynamic Relocation Using a Relocation Register



Relocation Register == Base Register


Swapping

- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
 - Total physical memory space of processes can exceed physical memory
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- □ Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed
- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- System maintains a ready queue of ready-to-run processes which have memory images on disk

Swapping (Continue)

- Does the swapped out process need to swap back in to same physical addresses?
- Depends on address binding method
 - Plus consider pending I/O to / from process memory space
- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
 - Swapping normally disabled
 - Started if more than threshold amount of memory allocated
 - Disabled again once memory demand reduced below threshold


Schematic View of Swapping



Memory Management

- Background
- Swapping
- □ Contiguous Memory Allocation
- □ Segmentation
- □ Paging
- □ Structure of the Page Table

Schematic View of Swapping




Contiguous Allocation

- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
 - 1. Resident operating system, usually held in low memory with interrupt vector
 - 2. User processes then held in high memory
- Each process contained in single contiguous section of memory

Contiguous Allocation (Continue)


- □ Relocation registers used to protect user processes from each other, and from changing operating-system code and data
 - Base register contains value of smallest physical address
 - □ Limit register contains range of logical addresses each logical address must be less than the limit register
 - MMU maps logical address dynamically
 - Can then allow actions such as kernel code being transient and kernel changing size

Hardware Support for Relocation and Limit Registers



Contiguous Allocation (Cont.)

- Multiple-partition allocation
 - Degree of multiprogramming limited by number of partitions
- Variable-partition sizes for efficiency (sized to a given process' needs)
 - Hole block of available memory; holes of various size are scattered throughout memory
 - When a process arrives, it is allocated memory from a hole large enough to accommodate it
 - Process exiting frees its partition, adjacent free partitions combined
 - Operating system maintains information about:a) allocated partitions b) free partitions (hole)



Dynamic Storage-Allocation Problem

How to satisfy a request of size n from a list of free holes?

- First-fit: Allocate the first hole that is big enough
- Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
- Worst-fit: Allocate the *largest* hole; must also search entire list
 - Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization

Fragmentation

- □ External Fragmentation total memory space exists to satisfy a request, but it is not contiguous
- □ Internal Fragmentation
 - Breaking the physical memory into fixed-sized blocks and allocate memory in units based on block size
 - Allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- □ First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - □ 1/3 of memory may be unusable → 50-percent rule

Fragmentation (Cont.)

- □ Reduce external fragmentation by compaction
 - Shuffle memory contents to place all free memory together in one large block
 - □ Compaction is possible *only* if relocation is dynamic, and is done at execution time
 - Another solution: permit logical address space of the processes to be noncontiguous → segmentation and paging
- I/O problem
 - Latch job in memory while it is involved in I/O
 - Do I/O only into OS buffers
- Now consider that backing store has same fragmentation problems

Segmentation

- Memory-management scheme that supports user view of memory
- A program is a collection of segments
 - A segment is a logical unit such as:

main program

procedure

function

method

object

local variables, global variables


common block

stack


symbol table

arrays

User's View of a Program



Logical View of Segmentation




2 3

physical memory space

Segmentation Architecture

- ☐ Logical address consists of a two tuple:
 - <segment-number, offset>,
- Segment table maps two-dimensional physical addresses; each table entry has:
 - base contains the starting physical address where the segments reside in memory
 - 2. limit specifies the length of the segment
- □ Segment-table base register (STBR) points to the segment table's location in memory
- □ Segment-table length register (STLR) indicates number of segments used by a program;
 - segment number s is legal if s < STLR

Segmentation Hardware



Paging

- □ Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
 - 1. Avoids external fragmentation
 - 2. Avoids problem of varying sized memory chunks
- Divide physical memory into fixed-sized blocks called frames
 - ☐ Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages
- Keep track of all free frames
- □ To run a program of size N pages, need to find N free frames and load program
- Set up a page table to translate logical to physical addresses
- Backing store likewise split into pages
- Still have Internal fragmentation


Address Translation Scheme

- Address generated by CPU is divided into:
 - □ Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - □ Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit


p	age number	page offset
	p	d
	m - n	n
m		

 \Box For given logical address space 2^m and page size 2^n


Paging Hardware



Paging Model of Logical and Physical Memory



Paging Example



n=2 and *m*=4 32-byte memory and 4-byte pages

Paging (Cont.)


- Calculating internal fragmentation
 - □ Page size = 2,048 bytes
 - Process size = 72,766 bytes
 - ☐ 35 pages + 1,086 bytes
 - Internal fragmentation of 2,048 1,086 = 962 bytes
 - Worst case fragmentation = 1 frame 1 byte
 - □ On average fragmentation = 1 / 2 frame size
 - So small frame sizes desirable?
 - But each page table entry takes memory to track
 - □ Page sizes growing over time
 - Solaris supports two page sizes 8 KB and 4 MB
- Process view and physical memory now very different
- By implementation process can only access its own memory

Implementation of Page Table

Page table is kept in main memory Page-table base register (PTBR) points to the page table Page-table length register (PTLR) indicates size of the page table In this scheme every data/instruction access requires two memory accesses One for the page table and one for the data / instruction The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs) TLBs typically small (64 to 1,024 entries) On a TLB miss, value is loaded into the TLB for faster access next time Replacement policies must be considered, e.g. LRU

Some entries can be wired down for permanent fast access

Paging Hardware With TLB



References

Part of the contents of this lecture has been adapted from the book Abraham Silberschatz, Peter B. Galvin, Greg Gagne: "Operating System Concept", Publisher: Wiley; 9 edition (December 17, 2012), ISBN-13: 978-1118063330

Slides also contain lecture materials from John Kubiatowicz (Berkeley), John Ousterhout (Stanford), Nalini (UCI), Rainer (UCI), and others

Some slides adapted from http://www-inst.eecs.berkeley.edu/~cs162/ Copyright © 2010 UCB

Thank you for your attention