Sequence Detector FSM


mailto:b20197@students.iitmandi.ac.in

Name- Gaurav Kumar

Mob- 8529143452

Question 1. Consider a finite state machine (FSM) that recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z whenever w = 1 or w = 0 for four consecutive clock pulses the value of z has to be 1; otherwise, z = 0. Overlapping sequences are allowed, so that if w = 1 for five consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses. Figure 1 illustrates the required relationship between w and z.

State Diagram:



VHDL CODE:

```
___ D:/Sem 3/IC 210p/Lab/Lab_3/FSM.vhd (/fsm) - Default _____
 Ln#
        library ieee;
        use ieee.std_logic_l164.all;
      Fentity FSM is
      中 port (
         reset, clk, w : in std_logic;
z : out std_logic );
       end FSM ;
     Farchitecture behavioral of FSM is
  10
     type state_available is (s0, s1, s2,s3,s4,s5,s6,s7,s8);
signal present_state, next_state : state_available := s0; -- -- Declaration of two signals of this type
  11
  13
      □ begin
  14
      comb_proc : process (present_state, w)
  15
       begin
      case present_state is
      when s0 =>


if w = '0' then
  19
       next_state <= sl;
  20
21
        z <= '0';
      else
       next_state <= s2;
       end if;
  25
     when sl =>

if w = '0' then
       next_state <= s3;
             '0';
      else
  29
  30
       next_state <= s2;
  31
       z <= '0';
       -end if;
  32
         when s3 =>
   33
   34
         if w = '0' then
   35
          next_state <= s5;
           -z <= '0';
   36
   37
         = else
   38
          next_state <= s2;
           z <= '0';
   39
          -end if:
   40
           when s5 =>
   41
         if w = '0' then
   42
   43
          next_state <= s7;
          -z <= '1';
   44
   45
         □ else
   46
           next_state <= s2;</pre>
   47
           z <= '0';
   48
          -end if;
   49
           when s7 =>
   50
         Dif w = '0' then
          next_state <= s7;
   51
   52
           - z <= '1';
   53
         = else
   54
           next_state <= s2;
   55
           z <= '0';
         -end if;
   56
```

```
57 | when s2 =>
      Dif w = '1' then
       next_state <= s4;
 59
       -z <= '0';
 60
 61 Belse
 62
       next_state <= s1;
       z <= '0';
 63
       -end if;
 64
 65
       when s4 =>
 66  if w = '1' then
      next_state <= s6;
 67
       -z <= '0';
 68
 69 Else
       next_state <= sl;
 70
       z <= '0';
 71
 72
       -end if;
 73
       when s6 =>
 next_state <= s8;
-z <= '1';
 75
 76
 77 Belse
 78
       next_state <= s1;
       z <= '0';
 79
       -end if;
 80
 81
       when s8 =>
 next_state <= s8;
-z <= '1';
 83
 84
 85 Delse
 86
       next_state <= sl;
       z <= '0';
 87
 88 -end if;
89 - end case;
90
     end process;
91
92 | clk_proc : process
   begin
wait until (clk'event and clk = 'l'); -- wait for rising edge of clk
if reset = 'l' then
93
95
97
     present_state <= next_state;</pre>
     end if;
end process;
99
100
    end behavioral;
```

Output(Simulation):

In this, I have given input (w) as 1111100001 so, my output(z) is like 0 for first three time-period, and then 1 for two time-period as w is high for consecutive 4 or more time period. And then output goes to 0 again as input goes to 0 and then as input goes 0 for four consecutive time period, output again goes high. Then again input is again given 1, and that cause output goes to low as sequence changes.



THE END