




FAKULTÄT FÜR INFORMATIK

TECHNISCHE UNIVERSITÄT MÜNCHEN

Master's Thesis

# Host Compiled Simulation for Timing and Power Estimation

Gaurav Kukreja





FAKULTÄT FÜR INFORMATIK


TECHNISCHE UNIVERSITÄT MÜNCHEN

Master's Thesis

# Host Compiled Simulation for Timing and Power Estimation

Author:	Gaurav Kukreja
Supervisor:	Prof. Michael Gerndt
Advisor:	Dr. Josef Weidendorfer
Advisor:	Mr. Bo Wang

Submission Date: 15<sup>th</sup> October, 2014



I confirm that this Master's Thesis is my own work and I have documented all sources and materials used.

Munich, 15<sup>th</sup> October, 2014

Gaurav Kukreja

# Abstract

Simulation is a useful technique for Hardware Software Co-development. It is performed at various levels of abstraction to serve different purposes. Instruction Set Simulation is the lowest level of abstraction where the processor pipeline is simulated in detail, to allow hardware developers to test their modifications and evaluate the impact on performance. At higher levels of abstraction, simulation provides developers with a tangible environment for early software development. The focus of this project is on simulation for performance estimation, namely, estimation of time and power consumed in running a benchmark application on a target processor.

While Instruction Set Simulators are known to be highly accurate, they are difficult to develop and slow to execute because of the level of detail they address. Host Compiled Simulation is a technique to accelerate performance estimation with negligible impact on accuracy. The idea is to instrument<sup>1</sup> the source code, by taking into consideration the behaviour of the target processor. The instrumented source code is compiled and run on the Host Machine. The technique relies on the assumption that performance of each basic block<sup>2</sup> in the binary code can be accurately estimated on a certain processor by emulating the pipeline. Other aspects that affect performance, like resources spent in memory access can be accounted for, and a fairly accurate estimate of the time and power consumed can be estimated.

In this project, a tool to perform Host Compiled Simulation was developed. This thesis discusses the state-of-art in simulation. It explains the approach used to develop this tool. The results showing accuracy of estimations from this approach are presented.

---

<sup>1</sup>Instrumentation is a technique to modify the source code of an application in order to collect statistics at run-time. This may be used to measure performance of the application, or diagnose errors.

<sup>2</sup>A basic block in a program is a series of instructions which are executed sequentially. The basic block does not contain branch instructions.

# Contents

<b>Abstract</b>	<b>iii</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Simulation . . . . .	1
1.2 Related Work . . . . .	1
1.2.1 Sampling Based Approach . . . . .	1
1.2.2 Host Compiled Simulation . . . . .	2
1.3 Focus . . . . .	2
<b>2 Host Compiled Simulation</b>	<b>3</b>
2.1 Simple Example . . . . .	3
2.2 The Flow . . . . .	6
2.3 Source Code to Intermediate Source Code . . . . .	7
2.4 Mapping between ISC and Binary Code . . . . .	8
2.4.1 Handling of Conditional Execution Optimization . . . . .	9
2.5 Annotation for Execution Cycles . . . . .	11
2.5.1 Branch Prediction . . . . .	13
2.6 Annotation for Memory Access . . . . .	15
2.6.1 Cache Simulator . . . . .	15
2.7 Instrumentation for Instruction Access . . . . .	17
2.8 Instrumentation for Data Access . . . . .	17
2.8.1 Resolve address of each variable . . . . .	18
2.8.1.1 Global Variables . . . . .	18
2.8.1.2 Local Variables . . . . .	18
2.8.1.3 Dynamically Allocated Memory . . . . .	19
2.8.2 Analyse binary code for identifying load/store operations on variables . . . . .	20
2.8.3 Parse Source Code . . . . .	21
<b>3 Implementation</b>	<b>23</b>
<b>4 Results</b>	<b>24</b>
<b>5 Conclusion</b>	<b>25</b>
<b>6 TODO Temp</b>	<b>26</b>
<b>List of Figures</b>	<b>27</b>
<b>List of Tables</b>	<b>28</b>

<b>Bibliography</b>	<b>29</b>
---------------------	-----------

# 1 Introduction

## 1.1 Simulation

Simulation is the technique to imitate the operation of a real or abstract system. The first step in simulation is to develop a model which represents the key characteristics and behaviour of the real or abstract system. Simulation is then the process of operating this model to analyse how the system will behave in the various situations. Simulation is frequently used working with the real model is difficult or impossible.

Simulation is widely used in Hardware Software Co-development. In early stages of development, hardware architects want to analyse the impact of design decisions on performance of the overall system. Fabrication of hardware at each milestone is a time-consuming and expensive process. Instead, a model of the processor is created and benchmarking applications are run on these models.

The popular approach used for simulation is called Cycle Accurate Simulation (CAS). In CAS the processor micro-architecture is modelled in great detail. Each stage of processor pipeline is simulated along with other building blocks of the processor like Cache Memory and Branch Prediction Units. This approach provides cycle accurate estimates of performance. However, CAS is difficult to develop and slow to execute because of the amount of details that are taken into consideration. For analysing bottlenecks, long-running benchmark applications need to be executed. CAS is not suited for such use-cases due to the slow execution speeds.

Researchers have focussed on developing techniques to accelerate performance benchmarking of micro-processors. This will save cost and effort spent in the design space exploration phase. In this research, a technique for fast simulation of micro-processors has been implemented.

## 1.2 Related Work

### 1.2.1 Sampling Based Approach

Sampling is an approach used in statistical analysis. Small, yet representative samples are chosen from a vast amount of data. These samples are analysed in detail, and the results are interpolated to gather information about the entire data set.

In this approach, the application is mostly run using Functional Simulation, and some samples are executed using the detailed CAS. The number of cycles spent in execution

of the samples is calculated, and the number of cycles spent in executing the entire pipeline is estimated by interpolating.

This approach provides considerable speed up compared to CAS, however accuracy of the estimation is highly dependent on how the samples are chosen. Also, developing this technique is difficult, since CAS is used.

### 1.2.2 Host Compiled Simulation

Host Compiled Simulation is based on the approach of Source Code Instrumentation (SCI). SCI is the process of modifying source code to collect performance statistics and generate trace information during run-time.

When an application is run on a processor, most of the time is spent in

- Execution of the instructions in the processor pipeline, and
- Fetching data from the memory.

If the number of cycles spent in each of these phases can be accurately estimated, the total number of cycles spent in running the application can be calculated. In this approach, the source code is instrumented to do this. The instrumented source code is compiled for and run on the Host Machine (the machine where the simulation is run) and hence the name, Host Compiled Simulation.

## 1.3 Focus

The focus in this research is to develop a tool to perform Host Compiled Simulation of a processor. The tool should be able to automatically instrument a given source code. The instrumented source code will be compiled and run, and accurate estimates of the performance will be reported.



## 2 Host Compiled Simulation

Host Compiled Simulation (HCS) is based on the approach of Source Code Instrumentation (SCI). Instrumentation is the technique to modify the source code of an application, in order to extract debug or trace information at run-time. In HCS, the source code is instrumented to estimate the time spent in executing the application on a particular target processor.

When an application is run on a processor, most of the time is spent in following phases.

- Execution of instructions.
- Fetching Data from memory.

The technique is based on the assumption, that number of cycles spent in each phase of the execution can be accurately predicted using instrumentation. The trace generated from the run-time can be used for estimating the power consumption.

The information generated is useful for architects to analyse the impact of design decisions on performance and power consumption of the system. In comparison to popular techniques like Cycle Accurate Simulation (CAS), HCS is easier to develop and fast to execute. This greatly optimizes the design space exploration effort.

In this chapter, the concept of HCS is illustrated using a simplified example. The steps involved in performing HCS are outlined. Further, an overview of each step is provided. Detailed implementation of each step has been discussed in the next chapter.

### 2.1 Simple Example

Consider the source code in Listing 2.1. The function **sum** calculates the sum of elements in an array and returns the result. The source code is cross-compiled for a target processor<sup>1</sup>. Listing 2.2 shows the object dump of the binary code.

To estimate the time spent in executing this code on the target processor, the code is instrumented. The instrumented code is shown in Listing 2.3, where the annotations are highlighted. The instrumented code is then compiled for and run on the host machine<sup>2</sup>. This process is called Host Compiled Simulation. Let us look at each annotation in the

---

<sup>1</sup>Target processor is the processor that is being simulated.

<sup>2</sup>Host Machine is the computer used by the developer, where the simulation will be run.

code.

```

1  int sum(int array[20])
2  {
3      int i;
4      int sum = 0;
5
6      for (i=0; i<20; i++)
7          sum += array[i];
8
9      return sum;
10 }
```

Listing 2.1: Simple C Code

```

1  00008068 <sum>:
2  8068:    mov     r3, #0
3  806c:    mov     r2, r3
4  8070:    ldr     r1, [r0, r3]
5  8074:    add     r2, r2, r1
6  8078:    add     r3, r3, #4
7  807c:    cmp     r3, #80 ; 0x50
8  8080:    bne     8070 <sum+0x8>
9  8084:    mov     r0, r2
10 8088:    bx      lr
```

Listing 2.2: Objdump Code

```

1  unsigned int execCycles;
2  unsigned int memAccessCycles;
3
4  int sum(int array[20])
5  {
6      int i;
7      int sum = 0;
8      execCycles += 2;
9      memAccessCycles += simICache(0x8068, 8);
10
11     for (i=0; i<20; i++)
12     {
13         sum += array[i];
14         memAccessCycles += simDCache(&array + i, READ);
15         execCycles += 5;
16         memAccessCycles += simICache(0x8070, 40);
17     }
18
19     execCycles += 2;
20     memAccessCycles += simICache(0x8084, 8);
21     return sum;
22 }
```

Listing 2.3: Instrumented Code

In the instrumented code, two global variables **execCycles** and **memAccessCycles** have been declared on lines 1 and 2 respectively. **execCycles** will store the number of cycles spent in actual execution of instructions, when the processor is in active state. **memAccessCycles** will store the number of cycles spent in performing read/write operations to the memory.

For accurate instrumentation, mapping at basic block<sup>3</sup> granularity is needed between

<sup>3</sup>Basic Block is a portion of the binary code with only one entry point and one exit point. A basic block can not contain any branch instructions.

source code and binary code. From the binary code, three basic blocks can be identified. These blocks are mapped to corresponding blocks in the source code by static analysis. The mapping is shown in the Table 2.1.

Basic Block in Binary		Matching block in Source	
BlockID	Lines	BlockID	Lines
1	1-2	1	3-4
2	4-8	2	7
3	9-10	3	9

Table 2.1: Mapping of Basic Blocks

Time spent in executing the instructions needs to be accounted. For simplicity, let us assume that the target processor executes each instruction in one cycle, and there is no latency in accessing memory. The number of cycles spent in execution of each basic block can be estimated by static analysis. Each basic block is annotated as seen on lines 8, 15 and 19 to accumulate the total cycles spent in the global variable **execCycles**.

To accurately account for the cycles spent in accessing memory, the cache-hierarchy on the target processor needs to be simulated at run-time. Each load/store operation in the binary code is identified. Annotation is added to the source code to simulate the load/store operation. The cache simulator offers the API **simDCache** to simulate data access. It takes as parameter the **address** of the data and a **flag** to tell whether it is a read or write access. The cycles spent in performing the memory access is returned.

A load operation is identified on line 4 in the object code. This corresponds to loading of elements of **array**. The operation is simulated by the annotation on line 14 in the instrumented code. The return value from the cache simulator is accumulated in the global variable **memAccessCycles**.

The cycles spent in fetching instructions from the memory must also be accounted. This is done at the basic block granularity. The cache simulator offers API **simICache** which takes as parameters **address** of the first instructions in the basic block, and **size** of the basic block in bytes. The cache simulator returns the number of cycles spent in fetching the instructions. Annotation for simulating instruction cache access is seen on lines 9, 16 and 20.

This instrumented code is compiled for and run on the Host Machine. The values of **execCycles** and **memAccessCycles** are delivered at the end.

The following sections will build upon this basic concept. Modern processors are more complicated than the target processor used for this illustration. The features of the modern processors will need to be simulated in sufficient detail to extract accurate estimates of performance.

## 2.2 The Flow

Figure 2.1 shows a flow-chart depicting the stages involved in performing automatic instrumentation. Each stage is explained in further sections.




Figure 2.1: Flow Chart

## 2.3 Source Code to Intermediate Source Code

From the example, it is clear that accurate mapping between source code and binary code is very important for instrumentation. Unfortunately, this mapping is destroyed during the optimization phases of the compiler. Extracting accurate mapping information is a challenging problem. In this project, an approach recommended in [TODO] has been used to reduce the complexity of this problem.

The compiler performs these optimizations in two stages. The front-end of the compiler, translates the source code from a high-level language like C, to an Intermediate Representation (IR) called GIMPLE. The processor independent optimization strategies are applied to the IR code. In the back-end of the compiler, the optimized IR code is translated into Machine Language for the target processor. The processor dependent optimization strategies are applied in this phase.

The optimized IR Code has a control flow similar to that of the Binary Code, since front-end optimization strategies have already been applied. It should be comparatively easier to perform mapping between the IR Code and the Binary Code. However, instrumentation of IR Code is difficult as it is in the GIMPLE format.

In this project, the source code of the benchmark application is cross-compiled, and the optimized IR Code is translated back into a high-level language, C. The generated code is called Intermediate Source Code (ISC). The code to convert GIMPLE code to C code has been reused from [1].




Figure 2.2: Conversion of Source Code to Intermediate Source Code

Extracting mapping between ISC and binary code is comparatively easier. This is aided by the fact that ISC is easier to parse, as it uses simple **if-else** constructs and **goto** commands to implements loops. ISC is fairly easy to read and understand for the developer. Instrumentation is performed to the ISC.

To aid understanding, the ISC will be referred to as the source code in further sections.

## 2.4 Mapping between ISC and Binary Code

Even between ISC and Binary Code, the control flow is significantly different. This is because processor dependent optimizations are not included in the ISC. Modern processors offer complex optimization features. These features are processor-dependent and can only be utilized by the compiler back-end.

Compiler optimizes code by moving instructions around. Sometimes new blocks will be created in the Binary Code. Using predication or conditional execution, the compiler may try to eliminate branching instructions. Blocks will be merged in doing so. A complete one to one mapping between basic blocks may often not exist. The mapping algorithm must take this into account, and find a mapping such that each basic block in the binary code maps to a basic block in the source code.

GDB provides mapping information, but was observed to be highly inaccurate. To perform accurate mapping, complex techniques have been proposed based on analysis of Data and Control Flow. In this project, the Control Flow Graphs (CFGs)<sup>4</sup> of ISC and binary code are analysed using a mapping algorithm. The approach is inspired from [1].

The mapping algorithm is based on the standard Graph Matching Algorithm using recursive Depth First Traversal. CFGs are extracted by parsing the source code and the binary code. To assist in mapping, a *flow* value is calculated for each node in the graphs. The *flow* value for a node is the sum of the *flows* of the incoming edges to the node, which in turn is equally divided among the outgoing edges. The *flow* value of the root node is 1. Only nodes with equal flow value can be mapped to each other.

The pseudo code of the **mapping** function is presented in Algorithm 1. The recursive function takes two nodes as parameter, and tries to find if the nodes map to each other. It checks that the nodes have the same *flow* values, and returns *False* if not. If the nodes have already been mapped to each other, the function returns *True*.

At this point, special handling for different compiler optimizations is done. Section [TODO] will illustrate the handling for Conditional Execution optimization that is frequently seen in the test set of benchmarks.

Hereafter, the successor sets of both nodes are created. To find successor nodes, only forward edges to are considered. Back edges representing loops are ignored. Two nodes can be mapped to each other, only if they have the same number of successor nodes. For each successor **S\_src** in **SS\_src**, a matching node in **SS\_bin** is identified by recursively calling the **mapping** function.

The nodes map to each other, if a mapping can be found for all successor nodes. The algorithm tries to find matching path from the start node, to the exit node and creates mapping between the nodes on this path.

---

<sup>4</sup>Control Flow Graph is a graph representing flow of control among basic blocks in the code. The nodes represent basic blocks, and the edges represent the possible flow of execution.

---

**Algorithm 1** CFG Mapping Algorithm

---

```

1: function MAPPING(BB_src, BB_bin)
2:   if flow(BB_src) != flow(BB_bin) then
3:     return false
4:   end if
5:
6:   if (BB_src, BB_bin) ∈ MappingDict then
7:     return true
8:   end if
9:
10:  // Check for effects due to Compiler Optimization here
11:
12:  SS_src = Succ(BB_src)
13:  SS_bin = Succ(BB_bin)
14:  if len(SS_src) != len(SS_bin) then
15:    return False
16:  end if
17:
18:  for S_src in SS_src do
19:    for S_bin in SS_bin do
20:      if Mapping(S_src, S_bin) == True then
21:        break
22:      else
23:        continue
24:      end if
25:    end for
26:    // Mapping could not be found for S_src
27:    return false
28:  end for
29:
30:  // All children mapped; Input Nodes must map to each other
31:  MappingDict ← (BB_src, BB_bin)
32:  return true
33:
34: end function

```

---

The instrumentation tool generates graphical representation of the mapping between the CFGs. Mapping for some benchmarks, that were used to test the tool have been shown in [TODO].

### 2.4.1 Handling of Conditional Execution Optimization

Conditional Execution or Branch Predication is a feature supported in some Instruction Set Architectures to mitigate the cost associated with conditional branching. Consider

the following example to understand the performance impact of this feature.

Example 2.1 shows a simple **if-then-else** construct written in C. The code checks if **a** is greater than **b**. If true, the value of **a** is assigned to **max**, else the value of **b** is assigned to **max**. Example 2.2 is representative of how the assembly code may look like without any optimization.

```

1  int max(int a, int b)
2  {
3      int ret;
4      if (a > b)
5          max = a;
6      else
7          max = b;
8      return ret;
9  }
```

Example 2.1: Example C Code

```

1  00008068 <max>:
2      8068:      cmp     r1, r0
3      806c:      ble     8078
4      8070:      mov     r0, r1
5      8074:      b       807c
6      8078:      mov     r0, r0
7      807c:      bx      lr
```

Example 2.2: Unoptimized Object Code

Instructions take more than one cycle to execute. To improve throughput, execution unit in almost all processors is implemented as a multi-stage pipeline. Instructions are fed into the pipeline and executed in parallel.

The **cmp** instruction on line 2 in Listing 2.2 is fetched by the first stage of the pipeline. While it is being decoded in the next stage of the pipeline, the branch instruction on line 3 has been fetched. Depending on the result of the compare instruction, the branch will be taken or not taken. The result of the compare instruction has not yet been evaluated. The processor cannot know with certainty which instruction to fetch after the branch instruction.

By assuming that the branch will not be taken, the processor fetches the **mov** instruction on line 4. If the prediction is incorrect the pipeline must be flushed and **mov** instruction on line 6 must be executed next. The pipeline flush leads to loss of multiple clock cycles.

This loss can be reduced by using Conditional Execution, when supported by the architecture. Each instruction can be predicated with a condition. The instruction is executed in the pipeline, but the result is only written back (or committed) if the condition evaluates to true. In the optimized code in Example 2.3 the **movge** instruction



will be executed, but the value of **r1** will be written to **r0** only if the result of the compare instruction is "Greater than" or "Equal". A few clock cycles can be saved if the length of the conditionally executed block is small.

```

1 00008068 <max>:
2      8068:      cmp     r1, r0
3      806c:      movge  r0, r1
4      8070:      movlt  r0, r0
5      8074:      bx      lr

```

Example 2.3: Optimized Object Code

The CFGs for the source code, and the unoptimized binary code have been represented in figures 2.3a and 2.3b. The labels in the nodes represent line numbers for the corresponding basic blocks. These graphs are similar, and hence easy to map.

However, in the optimized binary code the branching instructions are eliminated. The code is considered as a single basic block, as shown in the CFG in figure 2.3c.




Figure 2.3: Control Flow Graphs

To handle this optimization, the binary basic block is analysed to check if Conditional Execution Instructions have been used. The mapping algorithm maps all four blocks of the source code, to the single block in the binary code.

## 2.5 Annotation for Execution Cycles

The annotation for number of cycles spent in execution of the instructions is done at a basic block granularity. Cycles spent in executing each basic block in binary code is estimated by static analysis. The cycles are annotated in the mapped basic block in the source code. Each time when the basic block is executed, the annotated cycles are accumulated in a global variable.

In the example, a very simple processor was used where each instruction takes one cycle to execute. Estimation of cycles consumed in executing a set of instructions in such a processor is easy. In reality, each instruction takes multiple cycles to execute. To improve the throughput processors use a multi-stage pipelined execution unit. Each stage in the pipeline takes one cycle. The stages in a general pipelined execution unit are shown in Figure 2.4.




Figure 2.4: Stages in a Pipelined Execution Unit

The first instruction is *fetched* into the pipeline in the first stage. While this instruction is being *decoded* in the next stage, the consecutively next instruction is *fetched*. The *execution* of the instruction is done in the third stage. The fourth stage is used for instructions that need to access memory, such as the load/store. The result of the execution is written back to the destination register in the final stage.

Consecutive instructions may have data and control dependency which will lead to stalling of the pipeline. Data dependency occurs when an instruction needs as input, result generated by the previous instruction. Refer to the example 2.4. The result of the **add** instruction will be written to **r0** in the final stage in the pipeline. Meanwhile, the next instruction **mul** needs the value of **r0**. The execution of the **mul** instruction will be stalled until, the result of the **add** instruction has been written in **r0**.

1	806c:	...	
2	8070:	add	r0, r1, r2
3	8074:	mul	r3, r0, r4
4	8078:	...	

Example 2.4: Illustration of Data Dependency among instructions

Some operations like floating point arithmetic, need more than one cycle to execute. The execution unit for such operations is implemented outside the pipeline. Control dependency occurs when an instruction needs resource, which is being used by the previous instruction. Again, execution of the subsequent instruction is stalled until the resource is freed by the previous instruction.

To estimate the cycles spent in execution of a basic block, the structure of the pipeline and effects due to Data and Control Dependencies are taken into consideration. Instructions each basic block are parsed sequentially, and dependencies are identified. The cycles spent in execution on the pipeline, are estimated by adding appropriate penalties for pipeline stalls.

In this step, the latency in fetching data from the memory is ignored. This will be taken into account in section [TODO]. Also, it is assumed that the pipeline is empty at the

beginning of each basic block. This may not be the case always, and will be considered in section [TODO].

The total number of cycles as calculated from the simulation is annotated to the corresponding basic block in the source code, as illustrated in the example below. On entering the basic block, global variable `execCycles` is incremented by the number of cycles spent in executing the basic block. This is done each time the basic block gets executed.

```
1 unsigned long long execCycles = 0;
2
3 void foo()
4 {
5     ...
6     for(i=0; i<20; i++)
7     {
8         execCycles += 24; // Cycles spent in execution of this basic block
9         ...
10    }
11    ...
12 }
```

Example 2.5: Annotation for Execution Cycles

### 2.5.1 Branch Prediction

To calculate the cycles spent in execution, it was assumed that the pipeline is empty at the beginning of each basic block. This may not always be the case and will be taken into account here.

```
1 806c:    ...
2 8070:    mov     r0, #0
3 8074:    ...
4 ...
5 808c:    add     r0, #1
6 8090:    cmp     r0, #20
7 8094:    blt     8074
8 8098:    ...
```

Example 2.6: Implementation of a loop using Conditional Branching Instructions

Conditional branching is implemented in binary code as a compare instruction followed by a conditional branch instruction, as seen on lines 6 and 7 in Example 2.6. The branch is taken depending on the result of the compare instruction. In a pipelined execution unit, the result of the compare instruction may not be available in time to decide the instruction to be fetched after the branch instruction. The processor uses Branch

Prediction Unit (BPU) to predict the outcome of the branch instruction. The appropriate instructions are loaded into the pipeline.

If the prediction is incorrect, the pipeline must be flushed and the correct instruction to be executed next must be fetched. If the prediction is correct, a few cycles are saved. To account for the saved cycles, the BPU is simulated.

The BPU, uses heuristics to predict the outcome of a branch instruction. A state machine is implemented to predict the outcome of the branch. A table maintains the history of branch instructions seen in the recent past. The address of the branch instruction is stored along with a 2-bit state information. The states and transitions for each branch are shown in the state machine diagram in figure 2.5.




Figure 2.5: State Machine Diagram implemented in the Branch Prediction Unit

The BPU predicts that the branch will not be taken, when the current state is either "Strongly Not Branch" or "Weakly Not Branch". In the other states, the BPU predicts that the branch will be taken.

When a branch instruction is loaded into the pipeline, the BPU checks if the information for the branch is present in the history table. If an entry is not found, the processors predicts that the branch will not be taken. An entry is added to the table with state "Strongly Not Branch". When the branch is found in the history table, the prediction is made based upon the current state of the entry. The state of the entry is changed accordingly, when the outcome of the branch is known.

```

1  /**
2   * @brief Function to simulate Branch Prediction Algorithm.
3   *
4   * @param Start Address of the basic block
5   * @param End Address of the basic block
6   *
7   * @return True, if branch was predicted
8   *         False, if branch was not predicted
9   */
10 unsigned int enterBlock(unsigned long startAddress,
11                        unsigned long endAddress);

```

Snippet 2.1: API offered by Branch Prediction Simulator

A Branch Prediction Simulator has been developed which uses the same algorithm. It offers the API as shown in Snippet 2.1.

The function is called at the beginning of each basic block. The start and end address of the basic block is passed as a parameter to the simulator. This information is extracted from the binary code. The simulator checks whether the branch from the previous block to current block would have been predicted by the BPU. It returns **True** if the branch would have been predicted correctly, in which case a few cycles are subtracted from **execCycles**. The instrumentation is done as shown in Example 2.7.

```
1  unsigned long long execCycles = 0;
2
3  void foo()
4  {
5      ...
6      for(i=0; i<20; i++)
7      {
8          execCycles += 24; // Cycles spent in execution of this basic block
9          execCycles -= (enterBlock(0x8040, 0x8080) ? 4 : 0);
10         ...
11     }
12     ...
13 }
```

Example 2.7: Instrumentation for simulating Branch Prediction Unit

## 2.6 Annotation for Memory Access

The cycles spent in fetching data and instructions from the memory must be accurately estimated. To do this a Cache Simulator has been implemented. The source code is instrumented to invoke the Cache Simulator at run-time. In the following sections details about the Cache Simulator have been discussed, followed by the process to instrument the code.

### 2.6.1 Cache Simulator

Most processors use a hierarchy of low-latency cache memories to improve performance by reducing the time spent in fetching data from memory. Caching has a significant impact on performance. To take this into account, an accurate simulation of the cache hierarchy needs to be done.

The Cache Simulator emulates the caching hierarchy of the target processor. It keeps a track of the data stored in the caches. Whenever a memory access is performed, the simulator checks whether the data can be fetched from the caches. If the data is not found in any cache, it must be fetched from the memory. The simulator returns the number of cycles that would be spent in performing the memory access on the target processor.

Most processors use separate cache for Data and Instructions. The cache simulator offers the API mentioned in snippet 2.2 to simulate different types of memory accesses.

```
/**
 * @brief Function to simulate Data Cache Access.
 *
 * @param Address of the data to be fetched
 * @param True, if read access
 *        False, if write access
 * @param Detailed result for trace
 *
 * @return Number of cycles spent in performing access.
 */
unsigned long long simDCache(unsigned long address,
                             unsigned int is_read_access,
                             struct csim_result_t *csim_result);

/**
 * @brief Function to simulate Instruction Cache Access.
 *
 * @param Start Address of the basic block
 * @param Size of the basic block in Bytes
 * @param Detailed result for trace
 *
 * @return Number of cycles spent in performing access.
 */
unsigned long long simICache(unsigned long address,
                             unsigned long size,
                             struct csim_result_t *csim_result);
```

Snippet 2.2: API provided by Cache Simulator

For each data access in the application, annotation is done in the source code to call function **simDCache** and trigger Data Cache simulation. The address of the data being fetched is provided as parameter, along with a flag to signify whether it is a read or write access. Simulation of Instruction Cache is done at basic block granularity. **simICache** is called with the start address of the basic block and the size of the basic block in bytes as parameters. Number of cycles spent in performing the memory access is returned by the cache simulator.

The third parameter to both **simDCache** and **simICache** is an address to an object of type **struct csim\_result\_t** where detailed result of the simulation is stored. This data will be useful for estimating power consumption, as will be discussed later.

Caches may have varying parameters and features such as,

- Sizes
- Approach for Associativity of Data (Direct Mapped, N-way Set Associative)
- Hierarchy (multiple levels of caching)

- Replacement Policies

The cache simulator has been designed in a modular fashion. Platform specific implementation of the cache may be plugged into the API. Architects can alter specific parameters of the cache and analyse the impact on performance, without having to instrument the code again.

Details about the hierarchy and features that have been implemented in the Cache Simulator to model the target processor used for testing have been discussed in Section [TODO].

## 2.7 Instrumentation for Instruction Access

For estimating cycles spent in fetching the instructions from memory, instrumentation is performed at the basic block granularity.

For each basic block in the cross-compiled binary code, the address of the first instruction in the block and size of the block in bytes is extracted by static analysis. Note that since the binary is compiled to be run on Bare-Metal, the load address of the binary was decided at compile time. The addresses of instructions extracted from the binary, are the physical addresses where the instructions will reside in the memory of the target system.

The corresponding basic block in the source code is identified from the mapping information. Instrumentation is performed at the beginning of the basic block, and the instruction access is simulated using the API provided by the cache simulator.

This is done exactly as illustrated in the simple example in section 2.1.

## 2.8 Instrumentation for Data Access

The example shown in Section 2.1 was simplified for illustration. It had a flaw which will result in inaccuracy of estimation. To simulate load operation for fetching elements of **array**, the address of **array** at run-time from the Host Machine was used. For accurate estimation, data access must be simulated using target addresses. This is important since the host and target memory systems may vary significantly. For instance, the host and target system may use different sizes for basic data types, like integers. This will lead to severe inaccuracy when accessing a sequence of elements from an array of integers.

It is not possible to resolve the address of each load/store instruction by static analysis. The technique to do this is inspired from research published in [2] and is called Memory Access Reconstruction. Memory Access Reconstruction is the technique to resolve address of each load/store instruction as it would occur on the target processor. The address is then used for accurately simulating data access.

Multiple steps are involved in this process. Each of these has been described in detailed in the following sections.

### 2.8.1 Resolve address of each variable

The address of each variable used in the program is extracted. This information is useful in later steps. A program may use different types of variables. The technique to resolve the address of each type of variable has been described in the section.

#### 2.8.1.1 Global Variables

Global Variables are accessible by all functions, and are stored in the Data Section of the application memory. The physical addresses of the global variables are decided at compile time. The address, size and type of each Global Variable is extracted by static analysis of the binary using GDB.

For each global variable **var**, another global variable **var\_addr** is declared by instrumentation. The address of the global variable on the target system is stored in this variable. This address is later used for simulating access to the global variable. Refer to the example 2.8.

```
1  int globalVar[20];
2  unsigned long globalVar_addr = 0x7c8; // Address of global variable
3
4  void foo ()
5  {
6      ...
7  }
```

Example 2.8: Instrumentation to resolve address of Global Variables on Target Device

#### 2.8.1.2 Local Variables

Local Variables are defined inside a function definition, and are only accessible inside the function. Memory for Local Variables is only allocated when the function is called, and is located in the stack frame of the function. The actual physical address of the local variables can not be resolved by static analysis, as the stack grows and compacts at run-time. However, the address of each local variable relative to the value of the stack pointer, can be known.

If the value of the stack pointer is known, the relative address can be added to it to resolve the physical address of the local variable. Whenever a function is called, the stack frame of the function is pushed to the stack. The stack frame is popped when



the function returns. To keep track of the stack pointer at run-time, a global variable **CSIM\_SP** is declared and initialized with the initial value of the stack pointer. The stack frame size of each function is extracted by static analysis of the binary. **CSIM\_SP** is incremented at the beginning of each function by the stack frame size of the function and decremented before the function returns.

Example 2.9 illustrates the annotations needed to resolve the physical address of local variables.

```
1  unsigned long CSIM_SP = 0x1ff280; // Initial Value of Stack Pointer
2
3  void foo ()
4  {
5      double localVar;
6      unsigned long localVar_addr = 0x08; // Address relative to SP
7
8      CSIM_SP = CSIM_SP + 0x16; // Increment by size of stack frame
9
10     ...
11
12     CSIM_SP = CSIM_SP - 0x16; // Decrement by size of stack frame
13
14     return;
15 }
```

Example 2.9: Instrumentation to resolve address of Local Variables on Target Device

### 2.8.1.3 Dynamically Allocated Memory

Dynamically Allocated Memory is stored in the Heap Section. To allocate and free heap memory, the application uses API provided by system libraries. The memory allocation algorithm of the target system needs to be emulated at run-time of simulation, to resolve physical addresses of dynamically allocated memory. This approach is discussed in [TODO]. However, this is complicated to achieve, and has been ignored for this project. Only benchmark applications that do not use Dynamically Allocated Memory can be used. The project can later be extended to include this functionality.

### 2.8.2 Analyse binary code for identifying load/store operations on variables

To identify which variable is being accessed, the binary code is partially simulated. A simple simulator is developed in Python, which maintains the state of each register in the target processor. Starting from the main function, each instruction in the binary code is parsed and state of the registers is updated. In this simulation, the branching instructions are ignored. This means, each instruction will only be parsed once.

When function calls are identified, the current state of the registers is stored. This

state will be used when simulating the called function. This is done to keep track of function parameters that are passed as values in registers. For parameters being passed in the stack, this approach does not correctly work. A queue is maintained for each function that is called. Each function is simulated with the initial state of registers that was recorded when the function was first called. Note that each function will only be simulated once, and subsequent calls to the function were ignored.

The illustration in figure 2.6 shows how this works. The code from the simple example in section 2.1 has been used for illustration. The binary code of the **sum** function is shown on the left. On the right, the symbol table shows the address of the global variable, **globVar**.

The state of the registers is shown when the function was called. Address of the **globVar** was sent as a parameter to the function in register **r0**. The values in the rest of the registers are arbitrary. The state of the registers is updated after parsing each instruction in the code. On line 4, a load instruction is seen. The address in **r0** is indexed by the value in **r3**, and the data is read into **r1**. The address belongs to global variable **globVar**.




Figure 2.6: Illustration of the Partial Functional Simulator used to extract address of each load/store instruction in the binary code

By doing this simulation, the address of each load/store instruction can be extracted. This information helps in identifying which variable is being accessed by the load/store instruction.

- If the address belongs to Data Section, the instruction must be accessing a Global or Static Variable. Addresses of Global and Static Variables were extracted in the previous stage. The variable being accessed can be identified.
- If the address belongs to the Stack Space, it could be accessing a local variable. The variable being accessed is again identified from the information collected in the previous phase. Additionally, the stack space is used to spill registers. The load/store instruction could be associated with this operation. This can be distinctively identified, if no local variable is located on this address.

The memory accesses performed in each basic block in the binary code are recorded.

Instrumentation for simulating these accesses will be done in the corresponding basic blocks in the source code.

This approach has certain limitations. It may fail, in the presence of some pointer dereferencing operations. When the variable being accessed by a load/store instruction is not identified, appropriate hints are provided in the log to enable the user of the tool to manually instrument the code.

Note, that in this step only the variables being accessed were identified. In the example shown above **globVar** is an array of integers. Elements of this array are accessed sequentially in the code, but this can not be identified in this step. To correctly instrument the Data Cache Access, the index being added to the base address of an array must be known. This information can only be extracted by parsing the source code.

### 2.8.3 Parse Source Code

By analysing the binary code, variables accessed in each basic block were identified. Additionally, load/store instructions associated with register spilling were distinctly identified. Instrumentation for register spilling is straight forward.

In this stage, the focus is to identify the statement in source code which causes memory access to a variable. By parsing this statement, the exact address being accessed can be identified. A custom C Parser is implemented in Python to parse the Instrumented Source Code (ISC). Conversion of source code to ISC helps here, because ISC is easier to parse. The parser returns a list of variables being accessed by the statement, along with other information like index expression and whether it is a read or write operation.

Instrumentation for matching memory accesses found in source code and binary code is done. Instrumentation for local and global variables is handled in different ways as is shown below.

Another typical case must be taken into consideration. In the simple example in Section 2.1, pointer to an array is passed as a parameter to the function. By simulating the binary code, access to Global Variable **globVar** was identified. However, the function **sum** may be called with a pointer to any other array. Special handling needs to be done for such cases, when pointers are sent as function parameters.

The approach used in this project, is to modify the signature of each function that takes pointers as arguments. For each pointer argument **ptr**, a new argument is added **ptr\_addr**. The calling function is accordingly modified, to provide address of the variable on the target processor. When **ptr** is dereferenced, data cache access is simulated using **ptr\_addr**. Refer to the following example for this annotation.

## 3 Implementation

## 4 Results

## 5 Conclusion

## 6 TODO Temp

```

1 00008068 <sum>:
2 8068:    mov    r3, #0
3 806c:    mov    r2, r3
4 8070:    ldr     r1, [r0, r3]
5 8074:    add     r2, r2, r1
6 8078:    add     r3, r3, #4
7 807c:    cmp     r3, #80 ; 0x50
8 8080:    bne     8070 <sum+0x8>
9 8084:    mov     r0, r2
10 8088:    bx      lr

```

Symbol	Address
globVar	0x7c8
...	...

r0	r1	r2	r3	...
0x7c8	23	56	2233	...

r0	r1	r2	r3	...
0x7c8	23	56	0	...

r0	r1	r2	r3	...
0x7c8	23	0	0	...

r0	r1	r2	r3	...
0x7c8	5	0	0	...

## List of Figures

2.1	Flow Chart . . . . .	6
2.2	Conversion of Source Code to Intermediate Source Code . . . . .	7
2.3	Control Flow Graphs . . . . .	11
2.4	Stages in a Pipelined Execution Unit . . . . .	12
2.5	State Machine Diagram implemented in the Branch Prediction Unit . .	14
2.6	Illustration of the Partial Functional Simulator used to extract address of each load/store instruction in the binary code . . . . .	20



# List of Tables

2.1 Mapping of Basic Blocks . . . . .	5
---------------------------------------	---

# Bibliography

- [1] S. Chakravarty, Zhuoran Zhao, and A. Gerstlauer. Automated, retargetable back-annotation for host compiled performance and power modeling. In *Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on*, pages 1–10, Sept 2013.
- [2] Kun Lu, D. Muller-Gritschneider, and U. Schlichtmann. Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software. In *Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific*, pages 729–734, Jan 2013.