Subject: - IoT. (Internet of Things).

SOC Products: Ly FPGA L) GPU 4 APU La compute Units. D FPGA: - (Field Programmable Gate Array):--> capable of reconfiguring the h/w to meet user reg. -> contain CLBs (configurable Logic Blocks) and a set of programmable interconnects. -> any circuit from simple logic gates to complex functions can be implemented. -> Full SOC containing multiple processors can be put on single FPGA device. Features of FPGA:-Hardware Prototyping (simulation) Hardware acceleration Space Avionics (Update, fix bugs without phy-Neural Networks (accelerate matrix multiplicati) FPGA. CM sensor Head Comm CMOS control ler controller Controller 5 C Sensor

[Memory.

Ex+.

Controller

Mem


PCA

alojo.

Image

Capture

controller



* Uses of GPU:--> rendering graphics in 2D and 3D. 4 for gaming > higher resolution, faster frame rates. -> virtual streaming and enhance livestream? editing& - support large displays -> high computational capability

-> incredible acceleration in workload. J ML. # APU (Accelerated Processing Unit): -> comb" of CPU and GPU on a single chip. -> can handle both general computing and graphics related task. - lower cost. -> low power consumption. -> used in laptops to increase Power factor (form) small space - small power consumption. * Uses of APU:--> Budget gaming PCS e.g. AMD's Ryzen Series, Intel come with graphis Compute Units. similar to host groups. added feature of granularity allow to construct clusterwise structure. - s useful for comm' intensive parallel jobs. -> encode cluster n/w topology. help in I n/w lateray.

9

9

-

Ŀ

			//
*	Uses of compi	ute unite:	
	for the queue		
->	for the host o		
	run.	in which jobs from queue	can be
- Sporting S		SPOR TORSE PROPERTY LONG TO	1
#		between GPU and FPGA.	-
		This end of the second of second of second	No.
	GPU	FPGA.	Provide the Contract of the Co
No of a		High.	
Serial/Par	3		
CIK free	200	Low	
Dev. time		Long.	The same
Power et		High.	ene.
Portabil		challenging	
100,100,1	Less Chail	enging	
10110011	less chall	enging challenging	
700,000	Less Chair		
		dans record	
		- DOMESTINGS TOWNS	
		Transperson Taway Ivel	
		ASSESS TOWNS	
		Transparence of the second sec	
		ASSESS TOWNS	
		Transparence of the second sec	
		Transparence of the second sec	
		ASSESSMENT - SERVER -	
		The second of th	
		ASSES TRUMS ASSESS ASSESS TRUMS ASSESS ASSESS TRUMS ASSESS	
		ASSESSMENT OF THE PROPERTY OF THE PARTY OF T	

ARM8 Architechture. * Overview of ARM8 1) Part of ARM family Adv. RISC Machines. 4) 32 bit microprocessor. 4 Very low power consumption. Whigh performance. by Reduced Inst" set computer (RISC) Arch. 4 simple instⁿ mechanism. Lo fully static (Mos implementation. (A clock speed) 4 Inclusion of branch predicting prefetch unit. 15 user optimizable. 4) Provides fast on-chip memory. Ly 32 bit address bus. # ARM-8 Instruction Set:--> 11 types of basic instructions. -> Data operation inst" (2) -> Data transfer and control (3) -> flow, prévilege, system control inst? (3) -> co-processor control inst" (3) Adv. of ARM8 inst" set:straightforward to use. good for compilers. -> employs pretetch buffer, inst" and data pipelining. Multitasking when Inst? 3 is executing Execute Devode Fetch Inst" 1 Inst. 2 Inst 4.

read/

WY.

ARM-8 Architechture:-

- # ARM-8 Architechture:
 -> consists of a core and a Prefetch Unit.

 -> Mem.(on-chip) can provide two words of data!

 Inst" on each cycle:

 -> ARM 8 Prefetch Unit:
 -> prefetches and buffers instruction.

 -> makes use of extra bandwidth.

 -> decides the if the branch will be taken or not.

 -> If a branch is predicted taken then its

 dest" address is calculated.

 -> further inst" are fetched from there.

 -> some branches can not be predicted and

 in that case, prefetch unit becomes empty.

 ** ARM8 core:
 -> extension of data pipeline

 -> 5 stage pipeline.

 -> adder and shifter operate in parallel.

 -> bigger multiplier operates on 8 bits per cycle.

- -) adder and shifter operate in parallel.
- -> bigger multiplier operates on 8 bits per cycle.

** Programmer's Model.

1) Hardware configurations

Little Endian format:-

Programmer's Model.

Mardware configurations

L) Big 4 Little Endian Memory.

He Endian format:—

The lowest numbered byte in a word is

Considered LSB of the word and highest no. byte


the Most significant.

3) 24/23 16/15 8 7 0 word Add. -> The lowest numbered byte in a word is

the	Most s	significant	۲.,					
Higher Add.	3)	J24 23	16 15	8	7	D	word Ac	ld.
1	11	10	9	- 1	3	_	8	
	7	6	5		4		4	
Lower add.	3	2	11		10		0	
					(-	auren 61	2)

Big-endian format:
In this format, most significant byte is stored MSB at lowest add.

Figure 1-1: ARM8 data-flow block diagram



	ARM8 consists of following blo	ocks:
144	Manager Indoctions is 12000 stamped a	
DF	ARM8 core - > Reg. devode & ca	ontrol logic
	Reg. Bank	
	> Multiplier	•
	-> Write data pip	eline.
	shifter/ALU.	
	PSRS	
	-> coprocessors.	
	L) Address buffer	
2)	Prefetch Unit -> Instruction FIF	0
	PC FIFO	•
	Lo PC Incremente	2 Y .
*	Operating modes:	•
	-> supports byte (8 bits), half	word (16 bit)
	and word (32 bits) data	ypes.
	7 modes of operation:-	-
	Mode Descript	State.
		ogram execution
2)	2) FIR mode used for -	fast (high priority)
	interrupt !	handling.
3	3) IRQ mode used for a	pen purpose reg.
D.	handling:	mode for o.s.
\sigma_2		
6	5) System Mode privileged (6) Abort Mode After date	ser mode for 0.s.
		a / inst" prefeten
	inst" is	when an under.
	10	encoured.

Intro to Raspberry Pi. high performance, low cost micro controller. key features: Dual ARM Cortex-Mo 2) 264 KB of on-chip SRAM in 6 banks. 3) 16 MB off chip mem. support. 4) DMA controller. 5) Fully connected AHB crossbar. (Adv. High Perf. Bus) 6) Interpolator and integer divider peripherals. 7) On-chip programmable Low Drop Out (120) reg. to generate core voltage. 8) 2 on-chip PLLS. 9) 30 GP10 pins (4 can be used as analog 1/P) 10) Peripherals > 2 UARTS. (Universal Asynch. Receive, transmitter). 2 SPI controllers. 2 I2C controllers. -> 16 PWM channels. 8 PIO state machines (Prog.) # Raspberry - Pi Hardware !--> Internal SRAM for code | data storage. 264 KB -> 6 banks. DMA controller for data transfer op". aplo pins with various logic fun can be driven directly. dedicated hardware for specific functions. (SPI, IZC, UART) Plo controller for vanous Ilo functions. USB controller. 4 APC 1/PS. -> 2 PLLS An internal voltage reg.


	The state of the s
*	Prepare Rasp-Pi for programming:
)	Install the O.S. (Raspbian with desktop).
2)	1. ciamo Pi. (basic Steps on terminal).
3)	Run the config tool.
4	D'change User Pwd.
	3) Network options
Pert	a) Boot options
sto	4) Localization options
· Fox	5) Interfacing options
	6) overclock
	7) Advanced options
water	8) Update
4.16	9) About R-Pi.
L	1) Use Python 3.
	5) Install PIP
	6) Write program.
	7) connect hardware as per requirement.
Total T	8) Run the program.
7	* Intro to Node js:
	Lopen source, runtime javascript environmente
<u> </u>	L'app runs in a single process
	Li serverside platform
20000	Footings of moderies
11.367	-> Asynchronous and event driven
	-> Very fast.
	-> single threaded but highly scalable.
	-> No buffering
	-> Licence.

Raspberry - Pi Interfaces:-DUART: - (Universal Asynchronous Receiver/Tx). - Used as serial console. - WART TX-GP1014 UART RX-GP1015 -> R-Pi has 2 UARTS. aP10 :-12C :--It is a protocol for communicating with low speed peripherals. -Vad RT SDA SCL. Peripheral I2C P3. ... controller R-Pi may have I or 2 I2c buses. each bus has an I2c central connected to 2 bidirectional lines. SDA - Serial data line (SDA) OCL > Serial dota clock. These lines are connected to GP10 pins. It is possible to connect multiple I2C devices (ADC, LCD, Sensons etc). to I2C. each device on IZC must have unique address. -> R-Pi supports 7 bit add. -> 128 unique devices can be connected.

0

SPI -

serial Peripheral Interface (SPI) is a full deplex serial protocol for communicating with high-speed peripherals.



con drive 2 devices.

- D apro 11 (scik) -> serial clock signal to Lynchronize communications.
- 2) GPIO 10 (SPIO_SDO) Outputs data to SPI peripoeral device.
- 3) GPIO 9 (SPIO-SDI) -> receives data from SPI perio
- 5) GPIO7 (SPIO-CEI) -> enables Other SPI dev.

SPI on N/W R-Pi supports:-

-) Mode 0,1,2,3
- 2) 8 bits per word.
- 3) Data speeds (H2) > 0.5 M, IM, 2M, 4M, 8M, 16M, 32M.

M	oge Abor	CHA		
0	6	0	J sclk, active cs	
١	D	1	1 3CK	
2	1	0	1 sclk, active as	
3	1	1	V ScIK.	