


Low-drop-out (LDO) voltage regulator.

Gaurav Pandey


MVLSI


Department of Electrical Engineering
Indian Institute of Technology, Kanpur

Block Diagram





Q1. A step response






B.
Frequency response







c.
Pulse response







Q2. A step response
pmos width =400u
gm=355mS





B. Pulse response





c. Frequency response

