

Final Exam

1. 8 b instructions 4GHz 2 CPI. I need execution time

$$8b \cdot CPI \cdot 4 \times 10^{-9}$$

$$8 \times 10^9 \cdot 2 \cdot (4 \times 10^{-9}) = \boxed{64}$$

2. 80% can be run in parallel. If each 8 processors are working that is 30%

$$\frac{100}{30} = 3.3 \times \text{speed up}$$

3. I'm pretty sure this is when a large block of work can be executed by several CPUs

• Example of such systems is super computers and warehouse scale computers

4

→ Reorder buffer (RB)

commit unit

5. False, processors require redesigning to utilize multiple CPUs

6. T U T T U T T U

7

0	→	0
1	→	1
01	→	1
10	→	1
11	→	1
00	→	0

• I'm unsure how the table looks but if there is only input with a 1 all proceedings the 1 used be ^{input} I

8. the operation is not thread safe so either code piece may execute first

- Count could be 1 if increment ran first and the second thread interrupted or swapped
- Count could be -1 if decrement ran first and the first thread interrupted or swapped
- Count could be 0 if both pieces of code ran without interruption

9.

Reg Dest :	1
Mem Write	0
Branch	0
ALU SRC	0
Reg Write	1
Mem to Reg	0
ALU Control	0010
Mem Read	0

10. Dependency ^{if the} instruction J has any of the conditions on instruction i

- instruction i produces result ~~was~~ that may be used by J

- if J is dependent on k and k is dependent on i

Example

add \$S0, \$T0, \$T1
sub \$T2, \$S0, \$T3

↑
Dependency

Independent if instruction has no result or value used by a previous instruction

Imagine loading some value then adding another random value. The instructions are independent of each other

11. lw $R2, 4(R1)$
 STALL \rightarrow add $R4, R2, R3$
 STALL \rightarrow addi $R5, R4, 100$
 STALL \rightarrow sw $R5, 4(R1)$

12. Caches store recently used information that ^{or possibly useful information} can be accessed again in the future very quickly

Loop unrolling utilizes cache features
 and different optimization flags make better use of
 caching

13. SRAM

- Store each bit in a bi stable memory cell
 - retains value indefinitely as long as kept powered
- DRAM
- Stores each bit as a charge on a capacitor
 - Very sensitive to disturbances

Caches are made of SRAM and main memory is made of DRAM

14. $AMAT = \text{hit time} + \text{miss rate} \times \text{miss penalty}$
 $= 2 \text{ NS} + (.8 \cdot 2 \times 100) = 22 \text{ NS}$

15. $(.4 \cdot 1) + (.2 \cdot 2) + (.4 \cdot 3) = 2$
 $.4 + .4 + 1.2$

$$16. \quad (.6 \cdot 1) + (.2 \cdot 2) + (.2 \cdot 3) \\ .6 + .4 + .6 = 1.6$$

$\frac{2}{1.6} = 1.25 \times$ faster, so yes the optimizations are faster

17. ~~Three~~ Three reasons for cache miss

1. Compulsory miss or item just wasn't in the cache
2. Capacity miss or item was in cache but removed from space
3. Conflict miss or was in cache but not associative enough so removed

Possible Solutions

1. Not exactly what you can do if it's first occurs
2. ~~increase cache size or associativity~~ increase cache size
3. ~~increase size or associativity~~

A fully associative cache actually has conflict misses and capacity misses

18.

A

L1	8 bytes
L2	32 Bytes
Physical Memory	256 Bytes
Virtual Memory	256 Bytes

(I thought virtual seems unlimited)

B.

Log ~~lines~~ (4) ^{cache lines} Log(Linesize) Remaining is Tag Bits

Index Bit = 2 offset = 1 Top hit $8 - (2+1) = 5$

L1 ~~index~~

[Tag | Index | offset

TAG ~~NO~~

Index	offset
10101	01

L2 4 Line 2 way Associative

index $\log_2(4/2) = 1$

offset $\log_2(2) = 1$

Tag bits = $8 - 2 = 6$

Tag	index	offset
101010	1	1

C.

10 10 10 10

$$2^4 = 16$$

4 Bits offset

4 page number

→
1010

16 Byte pages

8 bit virtual Address

4 pages of physical memory

offset

1010

D.

1. hit
2. hit
3. hit
4. hit
5. hit
6. hit
7. hit
8. hit

E

1. Hit
2. Hit
3. Hit
4. Hit
5. Hit
6. Hit
7. Hit
8. Hit

EC.

four configurations are

- Simple instruction stream, simple data stream
- ~~• Simple instruction stream, simple data stream~~
- Simple instruction stream, multiple data streams
- Multiple instruction stream, simple data stream
- Multiple instruction stream, multiple data streams