



## Hybrid Memory Cube – HMC Gen2

### HMC Memory Features

# Hybrid Memory Cube – HMC Gen2

**MT43A4G40200 – 2GB 4H DRAM stack**

**MT43A4G80200 – 4GB 8H DRAM stack**

## HMC Memory Features

- $V_{DDM} = 1.2V \pm 0.06V$
- $V_{CCP} = 2.5V \pm 0.125V$
- 2GB configuration
  - 128 memory banks
- 4GB configuration
  - 256 memory banks
- Configured as 16 independent memory vaults
- Closed-page memory architecture
- Built-in memory controller for each vault
  - Automatic refresh control over all temperatures
- Internal ECC data correction
- Advanced RAS features including data scrubbing
- Post-assembly repair capability
- In-field repair for ultimate reliability

## HMC Interface Features

- $V_{DD} = 0.9V$
- $V_{TT}, V_{TR}, V_{DDPLL} = 1.2V$
- $V_{DDK} = 1.5V$
- 10 Gb/s, 12.5 Gb/s, or 15 Gb/s SerDes I/O interface
- Up to four 16-lane, full-duplex serialized links
  - Half-width link (8-lane) configuration also supported
  - Up to 160 GB/s bandwidth
- Packet-based data/command interface
- Supports 16, 32, 48, 64, 80, 96, 112, and 128 byte data payloads per request
- Error detection (cyclic redundancy check [CRC]) for packets with automatic retry
- Power management supported per link
- Through-silicon via (TSV) technology
- Built-in self-test (BIST)
- JTAG interface (IEEE 1149.1-2001, 1149.6)

## Options

- Configuration
  - 2GB cube (4Gb x 4H DRAM stack)
  - 4GB cube (4Gb x 8H DRAM stack)
- BGA package (Pb-free)
  - 4-link (31mm x 31mm) 2GB
  - 4-link (31mm x 31mm) 4GB
  - 2-link (16mm x 19.5mm) 2GB
  - 2-link (16mm x 19.5mm) 4GB
- Operating temperature
  - DRAM:  $(0^{\circ}C \leq T_J \leq 105^{\circ}C)$
  - Logic:  $(0^{\circ}C \leq T_J \leq 110^{\circ}C)$
- PHY
  - HMC Gen2
- Logic revision
- DRAM revision

## Marking

4G4  
4G8  
NFA  
NFH  
NGF  
NGK  
None  
None  
-S15  
01  
:A

## Description

A hybrid memory cube (HMC) is a single package containing either four or eight DRAM die and one logic die, all stacked together using through-silicon via (TSV) technology.

Within each cube, memory is organized vertically—portions of each memory die are combined with the corresponding portions of the other memory die in the stack. Each grouping of memory partitions is combined with a corresponding section of the logic die, forming what is referred to as a vault.


Specifications within this data sheet are compatible with the HMC Consortium Specification.



## Hybrid Memory Cube – HMC Gen2 HMC Memory Features

**Figure 1: HMC Part Numbers**

Example Part Number: MT43A4G40100NFA-S15:A





## Hybrid Memory Cube – HMC Gen2

### HMC Memory Features

## Contents

HMC Architecture .....	8
Logic Base Architecture .....	9
Pin Descriptions .....	11
Link Data Transmission .....	13
Logical Sub-Block of Physical Layer .....	14
Link Serialization .....	14
Scrambling and Descrambling .....	15
Lane Run Length Limitation .....	19
Lane Reversal .....	20
Lane Polarity Inversion .....	20
Chaining .....	21
Power-On and Initialization .....	25
Power State Management .....	28
Link Layer .....	31
Transaction Layer .....	32
Memory Addressing .....	35
Memory Addressing Granularity .....	35
Memory Address-to-Link Mapping .....	36
Default Address Map Mode Table .....	37
Address Mapping Mode Register .....	38
DRAM Addressing .....	38
Packet Length .....	38
Packet Flow Control .....	38
Token Return Loop Time .....	39
Tagging .....	42
Packet Integrity, Parity, ECC, and Scrubbing .....	43
Packet Integrity .....	43
Parity .....	43
ECC and Scrubbing .....	44
Request Packets .....	44
Response Packets .....	46
Flow Packets .....	51
Poisoned Packets .....	51
Request Commands .....	52
READ and WRITE Request Commands .....	54
POSTED WRITE Request Commands .....	54
ATOMIC Request Commands .....	54
MODE READ and WRITE Request Commands .....	55
BIT WRITE Command .....	56
Response Commands .....	57
READ and MODE READ Response Commands .....	57
WRITE and MODE WRITE Response Commands .....	57
ERROR Response Command .....	58
Flow Commands .....	58
NULL Command .....	58
RETRY POINTER RETURN (PRET) Command .....	59
TOKEN RETURN (TRET) Command .....	59
INIT RETRY (IRTRY) Command .....	59
Valid Field Command Summary .....	59
Transaction Layer Initialization .....	60



## Hybrid Memory Cube – HMC Gen2

### HMC Memory Features

Configuration and Status Registers .....	60
Link Retry .....	61
Retry Pointer Description .....	63
Link Master Retry Functions .....	64
Forward Retry Pointer Generation .....	65
Packet Sequence Number Generation .....	65
Forward Retry Pointer Reception and Embedding .....	65
Return Retry Pointer Reception .....	66
Link Master Sequences .....	66
StartRetry Sequence .....	66
LinkRetry Sequence .....	68
Link Slave Retry Functions .....	69
Packet CRC/Sequence Check .....	70
Error Abort Mode .....	70
IRTRY Packet Operation .....	70
Resumption of Normal Packet Stream after the Retry Sequence .....	71
Retry Pointer Loop Time .....	72
Link Flow Control During Retry .....	73
Example Implementation Link Error and Retry Sequence .....	73
Warm Reset .....	74
Retraining and Recovery .....	75
Retraining a Link with High Error Rate .....	75
Host Recovery after Link Retry Fails .....	76
Functional Characteristics .....	77
Packet Ordering and Data Consistency .....	77
Data Access Performance Considerations .....	78
Vault ECC and Reference Error Detection .....	79
Refresh .....	79
Scrubbing .....	79
Response Open Loop Mode .....	80
JTAG Interface .....	80
Disabling the JTAG Interface .....	80
Test Access Port (TAP) .....	81
Test Clock (TCK) .....	81
Test Mode Select (TMS) .....	81
Test Reset (TRST_N) .....	81
Test Data-In (TDI) .....	81
Test Data-Out (TDO) .....	81
TAP Controller .....	81
Test-Logic-Reset .....	81
Run-Test/Idle .....	82
Select-DR-Scan .....	82
Capture-DR .....	82
Shift-DR .....	82
Exit1-DR, Pause-DR, and Exit2-DR .....	82
Update-DR .....	82
Instruction Register States .....	82
Performing a TAP RESET .....	83
TAP Registers .....	83
Instruction Register .....	84
Bypass Register .....	84
Identification (ID) Register .....	84



## Hybrid Memory Cube – HMC Gen2

### HMC Memory Features

Boundary Scan Register .....	84
CADATA Register .....	84
TAP Instruction Set .....	84
Overview .....	84
EXTEST .....	85
EXTEST_PULSE & EXTEST_TRAIN .....	85
HIGH-Z .....	85
CLAMP .....	85
SAMPLE/PRELOAD .....	85
IDCODE .....	85
BYPASS .....	85
CFG_RDA .....	86
CFG_WRA .....	86
Reserved for Future Use .....	86
JTAG Configuration Register Write and Status Register Read .....	86
I <sup>2</sup> C Interface .....	90
HMC Gen2 Electrical Specifications .....	92
Absolute Maximum Ratings .....	92
DC Operating Conditions .....	93
HMC-15G-SR Physical Link Specifications .....	93
Physical Link Electrical Interface .....	93
Equalization Schemes .....	98
Link Bit Rate .....	99
High-Speed Signaling Parameters .....	99
Non High-Speed Link Parameters .....	104
Impedance Calibration .....	108
Package Dimensions .....	109
Appendix A: Glossary of Terms .....	113
Revision History .....	115
Rev. D – 09/2015 .....	115
Rev. C – 11/2014 .....	116
Rev. B – 1/2014 .....	117
Rev. A – 1/2013 .....	118



## Hybrid Memory Cube – HMC Gen2 HMC Memory Features

### List of Figures

Figure 1: HMC Part Numbers .....	2
Figure 2: Example HMC Organization .....	8
Figure 3: HMC Block Diagram Example Implementation (4-link HMC configuration) .....	9
Figure 4: Link Data Transmission Implementation Example .....	13
Figure 5: Scrambler and Descrambler Paths from Requester to Responder .....	15
Figure 6: Scrambler Logic .....	16
Figure 7: Lane Reversal, Lane Polarity Inversion Example .....	21
Figure 8: Serial Chain Topology .....	23
Figure 9: Star Topology .....	23
Figure 10: Multi-host Serial Chain Topology .....	24
Figure 11: Modified Star Topology .....	24
Figure 12: HMC Initialization Flowchart .....	27
Figure 13: Initialization Timing .....	28
Figure 14: Sleep Mode Entry and Exit (Single Link Only) .....	30
Figure 15: Simultaneous Transition of Four Host Links to Sleep Mode, Entry into Down Mode and Return to Active Mode (Single HMC, Four Link Example) .....	31
Figure 16: Packet Layouts .....	33
Figure 17: Token Return Loops .....	42
Figure 18: Request Packet Header Layout .....	45
Figure 19: Request Packet Tail Layout .....	45
Figure 20: Response Packet Header Layout .....	46
Figure 21: Response Packet Tail Layout .....	47
Figure 22: Configuration and Status Register Access Through ERI .....	61
Figure 23: Implementation Example of Link Retry Block Diagram .....	62
Figure 24: Implementation Example of a Retry Buffer .....	64
Figure 25: Warm Reset Flow Chart .....	75
Figure 26: Retraining Due to Link With High Error Rate .....	76
Figure 27: Host Recovery after Link Retry Fails .....	77
Figure 28: TAP Controller State Diagram .....	83
Figure 29: TAP Controller Block Diagram .....	83
Figure 30: JTAG Configuration Register Write Flow Chart .....	86
Figure 31: JTAG Status Register Read Flow Chart .....	87
Figure 32: JTAG Operation – Loading Instruction Code and Shifting Out Data .....	88
Figure 33: TAP Timing .....	88
Figure 34: I <sup>2</sup> C Packet Protocol Key .....	90
Figure 35: Configuration Register WRITE and READ Commands .....	91
Figure 36: HMC TX Driving Host RX - Example #1 .....	94
Figure 37: HMC TX Driving Host RX - Example #2 .....	95
Figure 38: HMC TX Driving Host RX with External AC Coupling Present .....	96
Figure 39: Host TX Driving HMC RX Without External AC Coupling .....	97
Figure 40: Host TX Driving HMC RX With External AC Coupling .....	98
Figure 41: Digital Waveform With Pre-Tap (K0) and Post-Tap (K2) .....	99
Figure 42: Receiver Sinusoidal Jitter Tolerance .....	103
Figure 43: Requirements for Reference Clock Signals .....	107
Figure 44: HMC Package Drawing (4-Link HMC Gen2 Device) .....	109
Figure 45: HMC Package Drawing (2-Link HMC Gen2) .....	110
Figure 46: HMC Ballout for 4-link HMC Gen2 .....	111
Figure 47: HMC Ballout for 2-link HMC Gen2 .....	112



## Hybrid Memory Cube – HMC Gen2 HMC Memory Features

### List of Tables

Table 1: HMC Configurations .....	10
Table 2: Pin Descriptions .....	11
Table 3: Unit Interval FLIT Bit Positions for Full-Width Configuration .....	14
Table 4: Unit Interval FLIT Bit Positions for Half-Width Configuration .....	14
Table 5: Scrambler Logic Seed Values .....	17
Table 6: Scrambler Example .....	18
Table 7: TS1 Definition .....	19
Table 8: TS1 Training Sequence Example .....	19
Table 9: Link Power States and Conditions .....	30
Table 10: Single FLIT Example: TRET Packet .....	34
Table 11: Multi-FLIT Example: 2ADD8 Request Packet .....	34
Table 12: Addressing Definitions .....	36
Table 13: Default Address Map Mode Table .....	37
Table 14: Token Update Delay for HMC Link Input Buffer .....	41
Table 15: Token Update Delay for Host Link Input Buffer .....	41
Table 16: Request Packet Header Fields .....	45
Table 17: Request Packet Tail Fields .....	45
Table 18: Response Packet Header Fields .....	46
Table 19: Response Packet Tail Fields .....	47
Table 20: ERRSTAT[6:0] Bit Definitions .....	48
Table 21: Transaction Layer – Request Commands .....	52
Table 22: Operands from DRAM .....	54
Table 23: Immediate Operands Included in Atomic Request Data Payload .....	55
Table 24: Operands from DRAM .....	55
Table 25: Immediate Operand Included in Atomic Request Data Payload .....	55
Table 26: Mode Request Addressing .....	55
Table 27: Valid Data Bytes .....	56
Table 28: Request Packet Bytes to be Written .....	56
Table 29: Transaction Layer – Response Commands .....	57
Table 30: Flow Commands .....	58
Table 31: Valid Field and Command Summary Table .....	59
Table 32: Retry Pointer Loop Time Implementation Example .....	72
Table 33: CADATA Register .....	84
Table 34: Identification Register Definitions .....	89
Table 35: Scan Register Sizes .....	89
Table 36: Instruction Codes .....	89
Table 37: Absolute Maximum Ratings .....	92
Table 38: Maximum Current Conditions .....	92
Table 39: DC Electrical Characteristics .....	93
Table 40: Synchronous Link Bit Rate Specifications .....	99
Table 41: TX Signaling Parameters .....	100
Table 42: RX Signaling Parameters .....	102
Table 43: Initialization and Bootstrap Parameters .....	104
Table 44: Link Power Management Parameters .....	104
Table 45: I <sup>2</sup> C Parameters .....	105
Table 46: JTAG Parameters .....	106
Table 47: Reference Clock Parameters .....	106
Table 48: Glossary of Terms .....	113




## Hybrid Memory Cube – HMC Gen2 HMC Architecture

### HMC Architecture

An HMC consists of a single package containing multiple memory die and one logic die, stacked together, using through-silicon via (TSV) technology (see the example below). Within an HMC, memory is organized into vaults. Each vault is functionally and operationally independent.

**Figure 2: Example HMC Organization**



Each vault has a memory controller (called a vault controller) in the logic base that manages all memory reference operations within that vault. Each vault controller determines its own timing requirements. Refresh operations are controlled by the vault controller, eliminating this function from the host memory controller.


Each vault controller has a queue that is used to buffer references for that vault's memory. The vault controller may execute references within that queue based on need rather than order of arrival. Therefore, responses from vault operations back to the external serial I/O links may be out of order. However, requests from a single external serial link to the same vault/bank address are executed in order. Requests from different external serial links to the same vault/bank address are not guaranteed to be executed in a specific order and must be managed by the host controller.





## Hybrid Memory Cube – HMC Gen2 HMC Architecture

**Figure 3: HMC Block Diagram Example Implementation (4-link HMC configuration)**



### Logic Base Architecture

The logic base manages multiple functions for the HMC (see example implementation in the figure above):

- All HMC I/O, implemented as multiple serialized, full-duplex links
- Memory control for each vault; Data routing and buffering between I/O links and vaults
- Consolidated functions removed from the memory die to the controller
- Mode and configuration registers
- BIST for the memory and logic layer
- Test access port compliant to JTAG IEEE 1149.1-2001, 1149.6
- Some spare resources enabling field recovery from some internal hard faults.

The collective internally available bandwidth from all of the vaults is made accessible to the I/O links. A crossbar switch is an example implementation of how this could be achieved.



## Hybrid Memory Cube – HMC Gen2 HMC Architecture

ieved. The external I/O links consist of multiple serial links, each with a default of 16 input lanes and 16 output lanes for full duplex operation. A half-width configuration is also supported, comprised of 8 input lanes and 8 output lanes per link. Each lane direction in each link has additional power-down signals for power management. The following configurations are those supported within this specification.

**Table 1: HMC Configurations**

	Configurations
Number of links in package	2, 4
Link speed (Gb/s)	10, 12.5, 15
Memory density	2GB, 4GB
Number of vaults	16
Memory banks	2GB: 128 banks 4GB: 256 banks
Maximum aggregate link bandwidth <sup>1</sup>	240 GB/s
Maximum DRAM data bandwidth	160 GB/s (1.28 Tb/s)
Maximum vault data Bandwidth	10 GB/s (80 Gb/s)

Note: 1. Link bandwidth includes data as well as packet header and tail. Full-width (16 input and 16 output lanes) configuration is assumed.

All in-band communication across a link is packetized. Packets specify single, complete operations. For example, a READ reference of 64 data bytes. There is no specific timing associated with memory requests, and responses can generally be returned in a different order than requests were made because there are multiple independent vaults, each executing independently of the others. The vaults generally reorder their internal requests to optimize bandwidths and to reduce average latencies.



## Hybrid Memory Cube – HMC Gen2 Pin Descriptions

### Pin Descriptions

**Table 2: Pin Descriptions**

“P” pins are the true side of differential signals; “N” pins denote the complement side

Signal Pin Symbol	Type	Description
<b>Link Interface<sup>1</sup></b>		
LxRXP[n:0]	Input	Receiving lanes <sup>2</sup>
LxRXN[n:0]		
LxTXP[n:0]	Output	Transmitting lanes <sup>2</sup>
LxTXN[n:0]		
LxRXPS	Input	Power-reduction input
LxTXPS	Output	Power-reduction output
FERR_N	Output	Fatal error indicator. HMC drives LOW if fatal error occurs, otherwise the pull-down is turned off and floats HIGH. FERR_N operates in $V_{DDK}$ domain. Requires external pull-up resistor. FERR_N can be wire-OR'd among multiple HMC devices. $R_{ON} = 300\Omega$ ; $R_{OFF} = 10k\Omega$
<b>Clocks and Reset</b>		
REFCLKP	Input	Reference clock for all links
REFCLKN		
REFCLKSEL	Input	Determines on-die termination for REFCLKP/N. Set DC HIGH ( $\geq V_{DDK} - 0.5V$ ) if REFCLKP/N are AC-coupled. Set DC LOW ( $\leq V_{SS} + 0.5V$ ) if REFCLKP/N are DC-coupled.
P_RST_N	Input	System reset. Active LOW CMOS input referenced to $V_{SS}$ . The P_RST_N is a rail-to-rail signal with DC HIGH $\geq (V_{DDK} - 0.5V)$ and DC LOW $\leq (V_{SS} + 0.5V)$ .
<b>JTAG Interface</b>		
TMS	Input	JTAG test mode select
TCK	Input	JTAG test mode clock
TDI	Input	JTAG test data-in
TDO	Output	JTAG test data-out
TRST_N	Input	JTAG test reset (active LOW)
<b>I<sup>2</sup>C Interface</b>		
SCL	Input	I <sup>2</sup> C clock
SDA	Bidirectional	I <sup>2</sup> C data
<b>Bootstrapping Pins</b>		
CUB[2:0]	Input	User-assigned HMC identification to enable the host to map the unique location of an HMC in a system. The I <sup>2</sup> C slave address is equivalent to the state of the CUB[2:0] bits. This value will also be used as the default value for the CUB field of the Request packet header. DC HIGH $\geq (V_{DDK} - 0.5V)$ and DC LOW $\leq (V_{SS} + 0.5V)$ .



## Hybrid Memory Cube – HMC Gen2 Pin Descriptions

**Table 2: Pin Descriptions (Continued)**

“P” pins are the true side of differential signals; “N” pins denote the complement side

Signal Pin Symbol	Type	Description	
REFCLK_BOOT[1:0]	Input	Bootstrapping pins that enable autonomous PLL configuration. Tie pins DC HIGH or DC LOW to match reference clock frequency being used. DC HIGH $\geq (V_{DDK} - 0.5V)$ and DC LOW $\leq (V_{SS} + 0.5V)$	
		REFCLK_BOOT[1:0]	Reference Clock Frequency
		00	125 MHz
		01	156.25 MHz
		10	166.67 MHz
			Reserved
Analog Pins			
EXTRESTP	–	Pins used to connect upper (top) precision 200 $\Omega$ resistor used for termination impedance auto-calibration	
EXTRESTN	–		
EXTRESBP	–	Pins used to connect lower (bottom) precision 200 $\Omega$ resistor used for termination impedance auto-calibration	
EXTRESBN	–		
Reserved Pins			
DNU	–	Do not use; must not be connected on the board	
TST_V <sub>SS</sub>	Input	Must be connected to ground	
Supply Pins			
V <sub>DD</sub>	Supply	Logic supply: 0.9V	
V <sub>DD</sub> PLLA[3:0], V <sub>DD</sub> PLLB[3:0], V <sub>DD</sub> PLL <sub>R</sub>	Supply	Filtered PLL supplies: 1.2V $\pm$ 0.06V. PLLAs are used for 10 Gbps and 12.5 Gbps operation and PLLBs are used for 15 Gbps operation, though all VDDPLLx pins must be connected to 1.2V supply.	
V <sub>TT</sub> , V <sub>TR</sub>	Supply	Link transmit termination and link receive termination supplies: 1.2V	
V <sub>DDM</sub>	Supply	Memory supply: V <sub>DDM</sub> = 1.2V	
V <sub>CCP</sub>	Supply	DRAM wordline boost supply 2.5V	
V <sub>DDK</sub>	Supply	NVM, I <sup>2</sup> C, JTAG, and power management pin supply: 1.5V	
V <sub>SS</sub>	Supply	Ground	

- Notes:
1. x represents specific link number and will be 0 to 3 depending upon configuration.
  2. In full-width mode n = 15. In half-width mode n = 7 and lanes 8–15 are considered DNU.



## Hybrid Memory Cube – HMC Gen2 Link Data Transmission

### Link Data Transmission

Commands and data are transmitted in both directions across the link using a packet-based protocol where the packets consist of 128-bit flow units called “FLITs.” These FLITs are serialized, transmitted across the physical lanes of the link, then re-assembled at the receiving end of the link. Three conceptual layers handle packet transfers:

- The physical layer handles serialization, transmission, and deserialization.
- The link layer provides the low-level handling of the packets at each end of the link.
- The transaction layer provides the definition of the packets, the fields within the packets, and the packet verification and retry functions of the link.

Two logical blocks exist within the link layer and transaction layer:


- The link master, is the logical source of the link where the packets are generated and the transmission of the FLITs is initiated.
- The link slave, is the logical destination of the link where the FLITs of the packets are received, parsed, evaluated, and then forwarded internally.

The nomenclature below is used throughout the specification to distinguish the direction of transmission between devices on opposite ends of a link. These terms are applicable to both host-to-cube and cube-to-cube configurations.

**Requester:** Represents either a host processor or an HMC link configured as a pass-thru link. A requester transmits packets downstream to the responder.

**Responder:** Represents an HMC link configured as a host link. A responder transmits packets upstream to the requester.

**Figure 4: Link Data Transmission Implementation Example**





## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

### Logical Sub-Block of Physical Layer

The transfer of information across the links consists of 128-bit FLITs. Each FLIT takes the following path through the serial link:

1. 128-bit FLITs are generated by the link master and sent in parallel to the transmitting logical sub-block in the physical layer.
2. The transmitting logical sub-block serializes each FLIT and drives it across the link interface in a bit-serial form on each of the lanes.
3. The receiving logical sub-block deserializes each lane and recreates the 128-bit parallel FLIT. Receive deserializer FLIT alignment is achieved during link initialization.
4. The 128-bit parallel FLIT is sent to the link layer link slave section.

### Link Serialization

Link serialization occurs with the least-significant portion of the FLIT traversing across the lanes of the link first. During one unit interval (UI) a single bit is transferred across each lane of the link. For the full-width configuration, 16 bits are transferred simultaneously during the UI, so it takes 8 UIs to transfer the entire 128-bit FLIT. For the half-width configuration, 8 bits are transferred simultaneously, taking 16 UIs to transfer a single FLIT. The following table shows the relationship of the FLIT bit positions to the lanes during each UI for both full-width and half-width configurations.

**Table 3: Unit Interval FLIT Bit Positions for Full-Width Configuration**

UI	Lane															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
2	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...	...
7	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112

**Table 4: Unit Interval FLIT Bit Positions for Half-Width Configuration**


UI	Lane							
	7	6	5	4	3	2	1	0
0	7	6	5	4	3	2	1	0
1	15	14	13	12	11	10	9	8
2	23	22	21	20	19	18	17	16
...	...	...	...	...	...	...	...	...
15	127	126	125	124	123	122	121	120



## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

### Scrambling and Descrambling

**Figure 5: Scrambler and Descrambler Paths from Requester to Responder**



Use the following polynomial for the scrambler and descrambler logic:  $1 + x^{-14} + x^{-15}$ . To scramble the data, XOR the LSB of the linear feedback shift register (LFSR) with the data, as shown in Figure 6 (page 16). Seeding values vary per lane, as shown in Table 5 (page 17). Designers should include a mode register bit to bypass scrambling for debug purposes.



## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

**Figure 6: Scrambler Logic**

```
// Title : scr_x15_serial.v
//
// This module implements a serial test circuit for a scrambler based on the
// polynomial  $1 + x^{(-14)} + x^{(-15)}$ .
//
// Such Scrambler is typically shown as a 15 bit Linear Feedback Shift Register
// (LFSR) with bits shifting from register 1 on the left to register 15 on the
// right, with register 14 and 15 combining to shift into register 1.
//
// The HMC Serializer outputs data[0] first from parallel tx data[n:0],
// so if data[n:0] is to be bitwise scrambled with LFSR[n:0], we need the LFSR
// to shift from n -> 0, the opposite direction from the typical illustration.
// This implementation shifts data from LFSR[14] on the left to LFSR[0] on the
// right, with LFSR[1] and [0] combining to shift into LFSR[14]. This way
// LFSR[14:0] can bitwise scramble data[14:0] and be compatible with serializ-
// ation that shifts out on the data[0] side.
//
// Put otherwise: Polynomial  $1 + x^{(-14)} + x^{(-15)}$  is equiv to  $x^{15} + x^1 + x^0$ 

`timescale 100ps/100ps

module scr_x15_serial
(
    input        CLK          ,
    input        I_ASYNC_RESETN,
    input [14:0] I_SCRAM_SEED , // unique per lane
    input        I_DATA       , // input serial data
    output       O_DATA        // output serial data
);

reg [14:0] LFSR; // LINEAR FEEDBACK SHIFT REGISTER

// SEQUENTIAL PROCESS
always @ (posedge CLK or negedge I_ASYNC_RESETN)
begin
    if (~I_ASYNC_RESETN) LFSR[14:0] <= I_SCRAM_SEED;
    else                  LFSR[14:0] <= { (LFSR[1] ^ LFSR[0]) , LFSR[14:1] };
end
// serial shift right with left input

// SCRAMBLE
assign O_DATA = I_DATA ^ LFSR[0];

endmodule
```





## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

**Table 5: Scrambler Logic Seed Values**

Lane	Seed Value	Lane	Seed Value
0	15'h4D56	8	15'h3EB3
1	15'h47FF	9	15'h2769
2	15'h75B8	10	15'h4580
3	15'h1E18	11	15'h5665
4	15'h2E10	12	15'h6318
5	15'h3EB2	13	15'h6014
6	15'h4302	14	15'h077B
7	15'h1380	15	15'h261F

Note: 1. Scrambler logic seed values for lanes 0–7 are the same with full-width and half-width configurations.

Table 6 contains a series of NULL packets to illustrate how the scrambler operates on each lane. The Lane 0 LFSR starts with seed value 0xCD56. This is the 15-bit seed value from Table 5 (15'h4D56) with the next (16th) bit of the PRBS included to allow scrambling of 16 data payload bits per clock cycle; the scrambler PRBS is calculated at 16 bits per clock cycle. The scrambler LFSR[15:0] is bitwise exclusive-OR'ed with data[15:0] to generate scrambled data. When NULLs, or all zeroes payload data per lane, are scrambled, the continual exclusive-or with (payload) zero causes the scrambled data to be identical to the scrambler LFSR value each clock cycle. As a result, the list of the scrambler LFSR sequence is also the list of scrambled data when the payload data is all NULLs.

**Table 6: Scrambler Example**

UI	Lane x LFSR[15:0]															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
16	CD56	47FF	75B8	1E18	2E10	BEB2	C302	1380	3EB3	A769	4580	D665	6318	6014	077B	261F
32	D5FE	3200	A7B2	888A	1C8C	B0F5	9141	0D20	D0F5	FA6E	33A0	1EAB	A94A	680F	4263	1A88
48	5F80	1580	BA35	2667	C965	3447	6CF0	05D8	1C47	43AC	1538	48FF	3EF7	2E04	F1A9	8BE6
64	3820	0FA0	3397	9AAA	16EB	9732	2D44	839A	8932	F13D	8FD2	3640	90C6	5C83	C4BE	E70A
80	1218	0438	952E	2BFF	4ECF	AE55	5DF3	212B	A6D5	84D1	A41D	16B0	EC52	F961	5370	0A47
96	8D8A	8312	6FDC	1F00	34D4	3CBF	F985	58DF	3ADF	635C	BB09	0EF4	8D3D	42E8	3D64	87B2
112	25A7	A14D	EC19	0840	575F	1170	02A3	3A58	13D8	E979	F346	44C7	A5D1	B1CE	51EB	A235
128	9BBA	B8F5	CD0A	0630	3E78	0CE4	C1F9	93BA	8D1A	CEE2	C572	B352	7B9C	7494	7C8F	3997
144	2B33	3247	15C7	0294	90A2	454B	D082	2D33	25CB	94C9	93E5	B57D	E329	676F	2164	92AE
160	DF55	95B2	8F92	41EF	AC79	73F7	9C61	DDD5	5B97	EF56	2D0B	B7E1	C95E	2A6C	58EB	6DFC
176	187F	AFB5	A42D	308C	FD22	A506	6928	199F	BB2E	CC7E	5DC7	7608	56F8	DFAD	7A4F	ED81
192	0A20	3C37	BB1D	D465	81D9	FBC2	AEDE	0AA8	735C	5520	B992	A686	BEC2	983D	23B4	4DA0
208	0798	9116	B349	1F2B	E09A	8311	7CD8	87FE	E579	3FD8	B2AD	FAE2	B0D1	AA11	5937	35B8
224	822A	ECCE	F576	485F	086B	614C	A15A	6200	CBE2	901A	B5FD	83C9	745C	7F8C	BAD6	97B2
240	219F	4D54	C7E6	3638	462F	E8F5	38FB	2980	9709	2C0B	B781	E116	E739	E025	F3DE	AE35
256	18A8	75FF	D20A	9692	329C	0E47	5243	1EA0	EE46	5D07	7620	C8CE	CA52	081B	4518	3C97



## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

**Table 7: TS1 Definition**

TS1 Bit Position															
(Sent Last) 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(Sent First) 0
1	1	1	1	0	0	0	0	L	L	L	L	S	S	S	S
0xF				0x0				Dependant on lane <sup>1</sup>				Sequence <sup>2</sup>			

- Notes:
1. Lane field = 0xC for lane 15, or lane 7 in half width configuration, 0x3 for lane 0, and 0x5 for all other lanes.
  2. Sequence[3:0] is a four bit counter that increments from 0 to 15 with each successive TS1 sent on a lane. Sequence value will roll back to 0 after 15 is reached.
  3. The half width link configuration uses lanes 0–7.
  4. The two byte TS1 character establishes the framing that identifies byte pairs that belong to the same FLIT after training completes in half-width mode. The transition from sending TS1s to sending NULL FLITs can occur on any byte boundary within the entire 32 byte TS1 sequence, including mid-TS1 character, so this transition boundary to NULL bytes should NOT be used to infer the FLIT boundary in half-width configuration.

**Table 8: TS1 Training Sequence Example**

TS1 Ordering	Lane 0	Lane 1–14	Lane 15
0	16'hF030	16'hF050	16'hF0C0
1	16'hF031	16'hF051	16'hF0C1
2	16'hF032	16'hF052	16'hF0C2
3	16'hF033	16'hF053	16'hF0C3
...	...	...	...
14	16'hF03E	16'hF05E	16'hF0CE
15	16'hF03F	16'hF05F	16'hF0CF

### Lane Run Length Limitation

For each HMC RX lane, the scrambled data pattern must meet a run length limit of 85UI. This is the maximum number of consecutive identical digits allowed. A run of 86 or more consecutive ones (or zeroes) must not be generated by the transmitter on any of the downstream lanes at any time. This restriction is in place so that the clock recovery circuit at each HMC RX lane meets its minimum required transition density to assure correct data alignment. This restriction does not require a particular implementation of the transmitter logic, as long as the run length limit is met at the HMC RX lane inputs.

Although a given host may not have a run length limit on the scrambled upstream data, the HMC is designed to meet run length limitations of 85 UI on each lane at all times. This is implemented through the HMC's ability to monitor the scrambled data at each TX lane. If the scrambled TX data on any lane exceeds 85 consecutive digits, the TX scramble logic forces at least one transition. Forcing a transition corrupts the upstream response and results in a link retry (see Link Retry). The probability of such an event is



## Hybrid Memory Cube – HMC Gen2 Logical Sub-Block of Physical Layer

approximately  $2^{-80}$  for random payload data. The HMC run length limitation feature may be disabled within the mode register.

### Lane Reversal

In order to accommodate different external link routing topologies, the RX logical sub-block has the capability to reverse the lane bit number assignment. Lane reversal at the HMC is detected during initialization when receiving the TS1 training sequence and is automatically compensated for by logic in each receiving logical sub-block that reassigns external Lane 0 to connect to Lane 15 internally, Lane 1 to connect to Lane 14 internally, and so on. Refer to Figure 7 (page 21). If a link is configured as a half-link, the logical sub-block reassigns external Lane 0 to connect to Lane 7 internally, Lane 1 to connect to Lane 6 internally, and so on. Once lane ordering is detected and set by the HMC logical sub-block, it remains unchanged thereafter. The lane reversal mode does not have to be the same for both directions of the link. An HMC component may have one or more links with lane reversal enabled at their respective receivers. The host is responsible for any implementation of lane reversal from the upstream lanes.


### Lane Polarity Inversion

In order to accommodate different external Link routing topologies, the RX logical sub-block has the capability to logically invert the received data on a lane-by-lane basis. Refer to Figure 7 (page 21). The polarity is determined during link initialization and remains unchanged thereafter. The training sequence is used to infer polarity at the HMC receiver. The requester is responsible for any implementation of lane polarity inversion from upstream lanes.



## Hybrid Memory Cube – HMC Gen2 Chaining

**Figure 7: Lane Reversal, Lane Polarity Inversion Example**



## Chaining

Multiple HMC devices may be chained together to increase the total memory capacity available to a host. A network of up to eight HMC devices is supported. Each HMC in the network is identified through the value in its CUB field, located within the request packet header. The host processor must load routing configuration information into each HMC. This routing information enables each HMC to use the CUB field to route request packets to their destination.

Each HMC link in the cube network is configured as either a host link or a pass-through link, depending upon its position within the topology. See Figure 8, Figure 9, Figure 10, and Figure 11 for illustration. A host link uses its link slave to receive request packets and its link master to transmit response packets. After receiving a request packet, the host link will either propagate the packet to its own internal vault destination (if the value in the CUB field matches its programmed cube ID) or forward it towards its destination in another HMC via a link configured as a pass-through link. In the case of a malformed request packet whereby the CUB field of the packet does not match any device in the chain (but CRC is correct), a write request may cause silent data corruption with-



## Hybrid Memory Cube – HMC Gen2 Chaining

in the local cube or a read response may return invalid data from an unintended address.

A pass-through link uses its link slave to receive response packets and its link master to transmit the request packet towards its destination cube.

A link can only be configured as one of three types of defined links, a host link in source link mode, a host link in non-source link mode or a pass-through link. Each link type has a defined direction of operation as described above. The connection between two cubes will always be a pass-through link connected to a host link in non-source linked mode. The defined direction of operation of these two link types will only allow requests and responses to flow in one direction. A single link connecting two HMC cubes does NOT support requests and responses flowing in both directions. The supported multi-host topology shown in Figure 10 uses two links with the pass-through link and the host link in non-source linked mode configured in opposite directions. This allows requests and responses to properly flow between the hosts and the cubes in the chain.


The HMC link connected directly to the host processor must be configured as a host link in source mode. The link slave of the host link in source mode has the responsibility to generate and insert a unique value into the source link identifier (SLID) field within the tail of each request packet. The unique SLID value is used to identify the source link for response routing. The SLID value does not serve any function within the request packet other than to traverse the cube network to its destination vault where it is then inserted into the header of the corresponding response packet. The routing information loaded by the host enables each HMC to use the SLID value to route response packets to their destination. On the opposite side of a pass-through link is a host link that is NOT in source mode. This host link operates with the same characteristics as the host link in source mode except that it does not generate and insert a new value into the SLID field within a request packet. All link slaves in pass-through mode use the SLID value generated by the host link in source mode for response routing purposes only. The SLID fields within the request packet tail and the response packet header are considered "Don't Care" by the host processor.

Figures Figure 8, Figure 9, Figure 10, and Figure 11 show the supported multi-cube topologies. The green arrows shown in the modified star topology are meant to highlight that each link does not have access to all three cubes. One link has access to HMC0 & HMC1 and the other link has access to HMC0 and HMC2.




## Hybrid Memory Cube – HMC Gen2 Chaining

**Figure 8: Serial Chain Topology**




Link color key:



For this topology,  $n \leq 7$ .


**Figure 9: Star Topology**






## Hybrid Memory Cube – HMC Gen2 Chaining

**Figure 10: Multi-host Serial Chain Topology**



For this topology,  $n \leq 7$ .

**Figure 11: Modified Star Topology**







## Hybrid Memory Cube – HMC Gen2 Power-On and Initialization

### Power-On and Initialization

The HMC must be powered on and initialized in a predefined manner. All timing parameters specified in the following sequence can be found in the Initialization Timing Parameters table. The HMC does not include or require time-out mechanisms during any step within the initialization routine. Registers indicating the status of the HMC during initialization can be accessed via the I<sup>2</sup>C or JTAG bus. All links on an HMC may be initialized in parallel. The steps in this section referring to the initialization of a single link are applicable to all links of an HMC being initialized at the same time.

The following sequence is required for power-up:

1. Apply power (all supplies).  $V_{CCP}$  must ramp to full rail before the  $V_{DDM}$  ramp begins. It is recommended but not required that  $V_{DDK}$  ramp prior to or coincident with  $V_{CCP}$ . All supplies must ramp to their respective minimum DC levels within  $t_{DD}$ , but supply slew rates must not exceed  $V_{DVRT}$ .
2. Ensure that  $P\_RST\_N$  is below  $0.2 \times V_{DDK}$  during power ramp to ensure that outputs remain disabled (High-Z) and on-die termination (ODT) is off. Link transmit signals ( $LxTXP[n:0]$  and  $LxTXN[n:0]$ ) will remain High-Z until Step 5 below. All other HMC inputs can be undefined during the power ramp with the exception of  $TRST\_N$ , which must be held LOW.  $TRST\_N$  will track the subsequent transition of  $P\_RST\_N$  if using the JTAG port.
3. After the voltage supplies and reference clocks (REFCLKP and REFCLKN) are within their specified operating tolerance,  $P\_RST\_N$  must be LOW for at least  $t_{RST}$  prior to beginning the initialization process. The  $LxRXPS$  signal for each link must be set for at least  $t_{IS}$  prior to the de-assertion of the  $P\_RST\_N$  signal. If the link is active, the corresponding  $LxRXPS$  signal must be set HIGH ( $\geq V_{DDK} - 0.5V$ ). If a link is unused or disabled, the corresponding  $LxRXPS$  signal must be set LOW ( $\leq V_{SS} + 0.5V$ ).
4. After  $P\_RST\_N$  goes HIGH ( $\geq 0.5 \times V_{DDK}$ ), HMC initialization begins.  $P\_RST\_N$  must meet MIN slew rate of  $V_{RSTDVRT} = 0.1V/ns$  as it transitions from LOW to HIGH. The following initialization steps are applicable for active links only.
5. Global HMC PLL lock occurs within  $t_{INIT}$ . After  $t_{INIT}$  has passed, the I<sup>2</sup>C or JTAG bus is used to load the selected configuration registers. When complete, the INIT continue ERI must be run in order to allow internal configuration to continue. The requester must transmit a scrambled PRBS stream (may be NULL or non-NULL) coincident with or before running the INIT continue ERI. While there is no requirement on when the requester begins transmission of NULL FLITs, any delay in doing so after the INIT continue ERI begins execution will delay the training process and may cause the status bits of INIT continue to return a link status that indicates an error.
6. After the INIT continue ERI begins, the HMC continues with internal initialization, including link PLL lock, receiver DFE training, and CDR clock recovery (which depends upon scrambled data supplied by the requester). The responder enters its start state and the transmit signals ( $LxTXP[n:0]$  and  $LxTXN[n:0]$ ) begin to transmit a nonNULL PRBS stream to the requester. This stream is intended to allow the requester to achieve DFE training and CDR clock recovery, and also prohibit the requester from acquiring descrambler sync, which is not desired until step 8.
7. To initialize the responder's descramblers, the requester enters the idle state and issues continuous scrambled NULL FLITs to the responder (see NULL Command for NULL description). The responder descrambler sync should occur within  $t_{RESP1}$  of the PLL locking. Upon descrambler sync, the responder will also enter the IDLE state and begin to transmit scrambled NULL FLITs.




## Hybrid Memory Cube – HMC Gen2 Power-On and Initialization

8. The responder issues continuous scrambled NULL FLITs, and the requester waits for these at its descrambler outputs. The purpose of this step is to achieve synchronization of the requester's descramblers.
9. Once the requester has synchronized its descramblers, it enters the TS1 state and issues the scrambled TS1 training sequence continuously to the responder to achieve FLIT synchrony (see the TS1 Definition table for TS1 sequence). Responder link lock should occur within  $t_{RESP2}$ .
10. After responder link lock occurs, it will enter the TS1 state and issue a series of scrambled TS1 training sequence back to the requester. The requester waits for one or more valid TS1 training sequence(s) at the local descrambler output. The requester must then align per-lane receiver timing to achieve host FLIT synchronization.
11. The requester stops sending TS1 training sequences to the responder after it has achieved link lock, whereby it then starts sending scrambled NULL FLITs. The requester must send a minimum of 32 NULL FLITs before sending the first non-NULL flow packet. Upon detecting the first NULL FLIT, the responder must enter the active state within a period of 32 FLITs, so that it can accept nonNULL flow packets after the requester has transmitted at least 32 NULL FLITs.
12. Upon detection of the first NULL FLIT after the TS1 sequence, the responder stops sending TS1 sequences and starts sending scrambled NULL FLITs back to the requester. The responder will transmit a minimum of 32 NULL FLITs before sending the first nonNULL flow packet. Upon detecting the first NULL FLIT, the requester must enter the active state within a period of 32 FLITs, so that it can accept non-NULL flow packets after the responder has transmitted at least 32 NULL FLITs. CRC errors on both ends of the link may be disregarded prior to becoming active. After becoming active, IRTRY packets must be held off until after sending 32 NULL FLITs. If the requester is running in response open loop mode, it should not set the RSOPENLOOP bit in the link configuration register until it is ready to accept an unsolicited error response packet that may occur before the first request is transmitted.
13. The link-layer initialization is complete. Both sides of the link will perform transaction layer initialization. The first TRET sent from the HMC during the transaction layer initialization will have FRP = 1 and RRP = 0. Host commanded power-state transitions are supported at this point. The requester should not transmit TRET packets until it is able to receive transaction layer responses, including error response packets.



## Hybrid Memory Cube – HMC Gen2 Power-On and Initialization

**Figure 12: HMC Initialization Flowchart**




Note: 1. The requester may begin transmission of NULL FLITs at any point prior to this step.



## Hybrid Memory Cube – HMC Gen2 Power State Management

**Figure 13: Initialization Timing**



- Notes:
1. Data on links is scrambled.
  2.  $t_{INITCONTINUE}$  represents the range of time that the INIT continue ERI function may take to complete. All aspects of link training on all active links must be completed before the INIT continue ERI completes, and therefore the minimum time should be used as the upper bound for link training time between the host and HMC. If a violation occurs, a link critical error status will be returned upon completion of INIT continue ERI.
  3. Link receiver phase acquisition times vary based on the time needed to acquire decision feedback equalization (DFE) synchronization. Better signal integrity on the lanes will reduce synchronization time.
  4. The host may send TRET flow packets prior to receiving TRET flow packets from the HMC. However, the host must send a minimum of 32 NULL FLITs after completion of  $t_{RESP3}$ . Alternatively, if the host receives TRET flow packets from the HMC following  $t_{RESP3}$ , it may send TRET flow packets at that time.
  5. If the requester is running in response open loop mode, it should not set the RSOPEN-LOOP bit in the link configuration register until it is ready to accept an unsolicited error response packet that may occur before the first request is transmitted.

## Power State Management

Each link can independently be set into a lower power state through the usage of the power state management pins, LxRXPS and LxTXPS. Each of the links can be set into a low-power state, sleep mode, as well as a minimum power state called down mode.

Power is reduced when sleep mode is entered from normal operation (active mode) through the disablement of the link's high-speed SerDes circuitry. After a link has been initialized and is in active mode, the requester can transition its power state manage-



## Hybrid Memory Cube – HMC Gen2 Power State Management

ment pin, LxTXPS, from HIGH to LOW to put the opposite side of the link (responder) into sleep mode. As it begins to enter sleep mode, the responder will transition its LxTXPS from HIGH to LOW within the  $t_{PST}$  specified timing. Values for  $t_{PST}$  and all other power state management related timing can be found in the Link Power Management Parameters table. Transition of the responder's LxTXPS will initiate the requester's Rx and Tx lanes to enter into sleep mode as well. Prior to entering sleep or down mode on a link, all link traffic must be quiesced such that all requests have received a response or  $t_{QUIESCE}$  has passed since the last request. Any request or response packets still in flight may be lost. After packet transmission resumes following sleep or down mode exit, the sequence number (SEQ filed) must continue where it left off prior to entering sleep or down mode. This is true in both directions on the link.

Down mode allows a link to go to an even lower power state than sleep mode by disabling both the high-speed SerDes circuitry as well as the link's PLLs. A link enters down mode if its corresponding LxRXPS signal is LOW when the P\_RST\_N signal transitions from LOW to HIGH either during initialization or a reset event. The HMC can be configured so that all of its links will enter down mode after the last link in active mode transitions to sleep mode. In this setting, any link already in sleep mode when the last link exits active mode will be transitioned to down mode to further reduce power consumption. Transitioning any links from sleep mode to down mode will take up to 150 $\mu$ s (represented by  $t_{SD}$  specification).

When all links exit active mode and transition to down mode, the HMC enters a self refresh state. Although not accessible from the links, data stored within the memory is still maintained. Upon entering self refresh the HMC must stay in this state for a minimum of 1ms ( $t_{SREF}$ ). This is measured from the time the HMC's last link transitions its LxRXPS LOW (entering self refresh) to its first LxRXPS to transition HIGH (entering active mode).

All links will independently respond to power state control; however, in the event of simultaneous power state transitions, the HMC will stagger transitions between active mode and sleep modes in order to avoid supply voltage shifts. The amount of stagger time incurred is defined by the  $t_{SS}$  specification. Multiply  $t_{SS}$  by  $n - 1$  to determine when the final link will transition states, where  $n$  equals the number of simultaneous link transitions. For example, if the requester sets its L0TXPS, L1TXPS, L2TXPS, and L3TXPS to 0 at the same time, it will take 1.5 $\mu$ s for the HMC to transition all four links into sleep mode ( $t_{SS} \times 3$ ). This is also true for links exiting sleep mode and entering active mode. As an example, if L0RXPS and L1RXPS transition from LOW to HIGH at the same time, the second links will not start the transition to active mode until up to 500ns later ( $t_{SS} \times 1$ ).

The transition of a link to active mode from either sleep mode or down mode requires a re-initialization sequence as illustrated in Figure 14 (page 30).

Bringing a link from down mode into active mode requires additional time to complete the HSS PLL self-calibration as specified by  $t_{PSC}$  (see Note 2 of Figure 14 (page 30)).

The transition of a pass-through link's LxTXPS signal is dependent on the power state transition of the host links within the same HMC:

- A pass-through link's LxTXPS will transition LOW after the last host link in the same cube enter sleep mode.
- A pass-through link's LxTXPS will transition HIGH as soon as the LxTXPS of any host link in the same cube transitions HIGH.




## Hybrid Memory Cube – HMC Gen2 Power State Management

**Table 9: Link Power States and Conditions**

Mode	Method of Entry	HMC Tx Lane Status	HMC Rx Lane Status	Link PLL Status
Active	Standard initialization	Enabled	Enabled	Enabled
Sleep	LxRXPS asserted LOW while in active mode	High-Z	Disabled	Enabled
Down	1) LxRXPS asserted LOW when P_RST_N transitions from LOW to HIGH; or 2) After the last link in active mode enters sleep mode (all other links already in sleep or down mode)	High-Z	Disabled	Disabled

- Notes:
1. Data from all vaults available through any link in active mode, even if other links are in sleep or down mode.
  2. Self refresh is entered when all links exit active mode whereby data in HMC memory is retained but unavailable.
  3. Down mode can be inhibited by use of the inhibit link down field of the link configuration register. See the HMC Gen2 Register Addendum for further details.

**Figure 14: Sleep Mode Entry and Exit (Single Link Only)**




- Notes:
1. PRBS transmitted by HMC pass-through link; NULLs or PRBS may be transmitted from host.
  2.  $t_{PSC}$  must be added to this delay when exiting down mode.
  3. The host must continue to issue NULL FLITs on the downstream link until the upstream link transmitters transition to High-Z. At that time, the host may transition to High-Z or continue to issue NULL FLITs.
  4. For any link transitioning to sleep mode, all link traffic must be quiesced such that all requests have received a response or  $t_{QUIESCE}$  has passed since the last request.



## Hybrid Memory Cube – HMC Gen2 Link Layer

**Figure 15: Simultaneous Transition of Four Host Links to Sleep Mode, Entry into Down Mode and Return to Active Mode (Single HMC, Four Link Example)**



## Link Layer

The link layer handles communication across the link not associated with the transaction layer. This consists of the transmission of NULL FLITs and flow packets.

All FLITs of a packet must be transmitted sequentially, without interruption, across the link. NULL FLITs are generated at the link layer when no other packets are being transmitted. A NULL FLIT is an all-zeros pattern that is scrambled prior to transmission. Any number of packets can be streamed back-to-back across the link, or they can be separated by NULL FLITs, depending upon system traffic and transaction layer flow control. There is no minimum or maximum requirement associated with the number of NULL FLITs transmitted between packets. NULL FLITs are not subject to flow control. The first nonzero FLIT following a NULL FLIT is considered to be the first FLIT of a packet. Data FLITs within a packet may be all zeros, but these lie between a header FLIT and a tail FLIT.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

Flow packets are generated by the link master to pass flow control and retry control commands to the opposite side of the link. Flow packets are sent when no other link traffic is occurring or when a link retry sequence is to be initiated. Flow packets are single-FLIT packets with no data payload and are not subject to flow control. Flow packets utilize the same header and tail format as request packets, but are not considered requests, and do not have corresponding response commands. See Flow Commands for specifics on the commands transmitted with flow packets.

### Transaction Layer

As noted previously, all information transmitted across the links is included in packets that consist of one or more FLITs. A packet always includes an 8-byte header at the beginning of the packet and an 8-byte tail at the end of the packet. The header includes the command field that identifies the packet type, other control fields, and when required, the addressing information. The tail includes flow and link-retry control fields along with the CRC field. There are three different packet types. The first two, request and response packets, are used at the transaction layer. The third type, the flow packet, is only used at the link layer, however it is included below so that all packet types can be described within a single section.

1. Request packets are issued by the requester (host or HMC configured as a pass-thru link). The request packet header includes address information to perform a READ or WRITE operation. Write request packets include data FLITs.
2. Response packets are issued by the responder (HMC configured as a host link). Response headers do not include address information. READ responses include data FLITs. Write response packets do not include data FLITs.
3. Flow packets are not part of the transaction layer protocol and are not subject to flow control. They are only used at the link to pass flow control and retry control information back to the link master when normal transaction layer packets are not flowing in the return direction. Flow packets are generated at the link master and are decoded and then dropped at the link slave; they are not forwarded and do not pass through the HMC.

Each packet type has its own defined header and tail formats, described in the Request Packets, Response Packets, and Flow Packets sections.


Packets that consist of multiple FLITs are transmitted across the link with the least significant FLIT number first. The first FLIT includes the header and the least significant bits (LSBs) of the data. Subsequent data FLITs progress with more significant data following. The figure below illustrates the layout for packets with and without data.





## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Figure 16: Packet Layouts**



Note: 1. Each numbered data field represents a byte with bit positions [7(msb): 0(lsb)].

A CRC field is included in the tail of every packet that covers the entire packet, including the header, all data, and the non-CRC tail bits. The link retry logic retransmits packets across the link if link errors are detected, as described in the Link Retry section. Upon successful transmission of packets across the link, the packets are transmitted through the logic base all the way to the destination vault controller. CRC provides command and data integrity checking to the destination vault controller. For the remaining path between the vault controller and the DRAM arrays, parity bits are used to maintain the integrity of the command and address values, and Error Correction and Control (ECC) is used to maintain the integrity of the data. The section titled Packet Integrity, Parity, ECC and Scrubbing describes this in greater detail. Thus, data is protected along the entire path to and from the memory device. If the vault controller detects a correctable data error on a read cycle, error correction is executed before the read response is returned to the host. If an uncorrectable data error is detected during a read request, the read response packet will include: Data Invalid (DINV) flag asserted, the Error Status (ERR-STAT) field set to indicate the multiple uncorrectable error (MUE), and the corrupted data in the packet body.

The CRC algorithm used on the HMC is the Koopman CRC-32K. This algorithm was chosen for the HMC because of its balance of coverage and ease of implementation. The polynomial for this algorithm is:

$$x^{32} + x^{30} + x^{29} + x^{28} + x^{26} + x^{20} + x^{19} + x^{17} + x^{16} + x^{15} + x^{11} + x^{10} + x^7 + x^6 + x^4 + x^2 + x + 1$$

The CRC calculation operates on the LSB of the packet first. The packet CRC calculation must insert 0s in place of the 32-bits representing the CRC field before generating or checking the CRC. For example, when generating CRC for a packet, bits [63:32] of the Tail presented to the CRC generator should be all zeros. The output of the CRC generator will have a 32-bit CRC value that will then be inserted in bits [63:32] of the Tail before forwarding that FLIT of the packet. When checking CRC for a packet, the CRC field should be removed from bits [63:32] of the Tail and replaced with 32-bits of zeros, then presented to the CRC checker. The output of the CRC checker will have a 32-bit CRC value that can be compared with the CRC value that was removed from the tail. If the two compare, the CRC check indicates no bit failures within the packet.

The two tables that follow represent a single FLIT packet and multi-FLIT packet, respectively. The purpose of these examples is to illustrate how CRC is generated.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 10: Single FLIT Example: TRET Packet**

UI	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Hex Value
0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0x0882
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
4	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0x0100
5	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	0xf801
6	1	0	1	0	0	1	1	1	1	0	0	0	1	0	1	0	0xa78a
7	0	1	0	1	1	1	1	0	1	0	0	1	0	0	0	1	0x5e91

**Table 11: Multi-FLIT Example: 2ADD8 Request Packet**

UI	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Hex Value
0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	1	0	0x1112
1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0x801D
2	0	0	1	0	1	0	0	0	0	0	1	0	1	0	1	1	0x282B
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
4	1	1	1	0	0	1	1	0	0	1	1	0	0	1	0	0	0xE664
5	0	0	1	1	0	1	0	0	1	0	1	0	1	1	1	0	0x34AE
6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
8	1	0	1	1	1	1	1	1	1	0	0	1	0	0	0	1	0xBF91
9	0	0	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0x338C
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0000
12	0	1	0	0	1	0	1	1	1	1	0	0	0	0	1	0	0x4BC2
13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0x0002
14	1	1	1	1	1	0	0	0	1	1	0	1	0	1	0	0	0xF8D4
15	0	1	1	0	0	1	0	0	0	0	0	1	1	0	0	0	0x6418

Overall packet lengths are from 1 to 9 FLITs. Write request packets and read response packets will contain from 16B to 128B of data between the header and the tail.

All requests are operationally closed as follows:

- Request packets are uniquely identified with a tag field embedded in the packet.
- All read request packets have a corresponding read response packet returned to the requesting link that includes the corresponding request tag and requested data.
- Normal write request packets are acknowledged with an explicit write response packet that includes the write request's tag.
  - This positive acknowledgment provides an indication to the requesting processor that the request has been executed without error.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

- As the HMC does not use the TAG field of posted write requests, the host can populate this field with any value.
- If unrecoverable errors occur in the request path, they are captured in the error status that is included in the response packet.
- If unrecoverable errors occur in the request path for posted write requests, an error response packet is returned to the requester indicating an error.

Flow packets are not considered a request, they do not have a valid tag, and they do not have a corresponding response packet.

The flow of request packets and response packets are managed with tokens, described in the Packet Flow Control section. Flow packets have no flow control and can be sent at any time by the link master.

### Memory Addressing

A request packet header includes an address field of 34 bits for internal memory addressing within the HMC. This includes vault, bank, and DRAM address bits. The configurations currently defined will provide a total of up to 4GB of addressable memory locations within one HMC. This requires the lower 32 address bits of the 34-bit field; the upper 2 bits are for future expansion and are ignored by the HMC.

The user can select a specific address mapping scheme so that access of the HMC vaults and banks is optimized for the characteristics of the request address stream. If the request address stream is either random or generally sequential from the low-order address bits, the host can choose to use one of the default address map modes offered in the HMC (See the Default Address Map Mode Table). The default address mapping is based on the maximum block size chosen in the address map mode register. It maps the vault address toward the less significant address bits, followed by the bank address just above the vault address. This address mapping algorithm is referred to as “low interleave,” and forces sequential addressing to be spread across different vaults and then across different banks within a vault, thus avoiding bank conflicts. A request stream that has a truly random address pattern is not sensitive to the specific method of address mapping.

### Memory Addressing Granularity

HMC supports READ and WRITE data block accesses with 16-byte granularity from 16B to the value of the maximum block size setting (32B, 64B, or 128B). The maximum block size is set with the Address Configuration register. See Data Access Performance Considerations for information on how to select maximum block size such that it optimizes performance in a given system. The maximum block size specified in the address map mode register determines the number of bits within the byte address field, of which the four LSBs are ignored due to the 16-byte granularity (an exception is the BIT WRITE command). The 4 LSBs of the byte address may be used for future density expansion if 16B block aligned access is preserved. Details for address expansion are outside the scope of this specification version. The remaining upper bits of the byte address indicate the starting 16-byte boundary when accessing a portion or all of the block. The vault controller uses these upper bits of the byte address as part of its DRAM column addressing. If the starting 16-byte address in conjunction with the data access length of the request causes the access to go past the end of the maximum block size boundary, the DRAM column addressing will wrap within the maximum block size and continue. For example, if the maximum block size is 64 bytes and a 48-byte READ command is



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

received starting at byte 32, the DRAM access will occur starting at byte 32 up to byte 63, then continue at byte 0 up to byte 15.

### Memory Address-to-Link Mapping

Each link is associated with four local vaults that are referred to as a quadrant. Access from a link to a local quadrant may have lower latency than to a link outside the quadrant. Bits within the vault address designate both the specific quadrant and the vaults within that quadrant. In the 2-link package, access to quadrants 0 and 1 will always route across the crossbar switch as they are not associated with a local link.

**Table 12: Addressing Definitions**

Address	Description	Comments
Byte address	Bytes within the maximum supported block size	The four LSBs of the byte address are ignored for READ and WRITE requests (with the exception of BIT WRITE command; See BIT WRITE Command for details)
Vault address	Addresses vaults within the HMC	Lower two bits of the vault address specifies 1 of 4 vaults within the logic chip quadrant
		Upper two bits of the vault address specifies 1 of 4 quadrants
Bank address	Addresses banks within a vault	4GB HMC: Addresses 1 of 16 banks in the vault
		2GB HMC: Addresses 1 of 8 banks in the vault
DRAM address	Addresses DRAM rows and column within a bank	The vault controller breaks the DRAM address into row and column addresses, addressing 1Mb blocks of 16 bytes each



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

### Default Address Map Mode Table

**Table 13: Default Address Map Mode Table**

Request Address Bit	2GB			4GB		
	32-Byte Max Block Size	64-Byte Max Block Size	128-Byte Max Block Size	32-Byte Max Block Size	64-Byte Max Block Size	128-Byte Max Block Size
33	Ignored	Ignored	Ignored	Ignored	Ignored	Ignored
32	Ignored	Ignored	Ignored	Ignored	Ignored	Ignored
31	Ignored	Ignored	Ignored	DRAM[19]	DRAM[19]	DRAM[19]
30	DRAM[19]	DRAM[19]	DRAM[19]	DRAM[18]	DRAM[18]	DRAM[18]
29	DRAM[18]	DRAM[18]	DRAM[18]	DRAM[17]	DRAM[17]	DRAM[17]
28	DRAM[17]	DRAM[17]	DRAM[17]	DRAM[16]	DRAM[16]	DRAM[16]
27	DRAM[16]	DRAM[16]	DRAM[16]	DRAM[15]	DRAM[15]	DRAM[15]
26	DRAM[15]	DRAM[15]	DRAM[15]	DRAM[14]	DRAM[14]	DRAM[14]
25	DRAM[14]	DRAM[14]	DRAM[14]	DRAM[13]	DRAM[13]	DRAM[13]
24	DRAM[13]	DRAM[13]	DRAM[13]	DRAM[12]	DRAM[12]	DRAM[12]
23	DRAM[12]	DRAM[12]	DRAM[12]	DRAM[11]	DRAM[11]	DRAM[11]
22	DRAM[11]	DRAM[11]	DRAM[11]	DRAM[10]	DRAM[10]	DRAM[10]
21	DRAM[10]	DRAM[10]	DRAM[10]	DRAM[9]	DRAM[9]	DRAM[9]
20	DRAM[9]	DRAM[9]	DRAM[9]	DRAM[8]	DRAM[8]	DRAM[8]
19	DRAM[8]	DRAM[8]	DRAM[8]	DRAM[7]	DRAM[7]	DRAM[7]
18	DRAM[7]	DRAM[7]	DRAM[7]	DRAM[6]	DRAM[6]	DRAM[6]
17	DRAM[6]	DRAM[6]	DRAM[6]	DRAM[5]	DRAM[5]	DRAM[5]
16	DRAM[5]	DRAM[5]	DRAM[5]	DRAM[4]	DRAM[4]	DRAM[4]
15	DRAM[4]	DRAM[4]	DRAM[4]	DRAM[3]	DRAM[3]	DRAM[3]
14	DRAM[3]	DRAM[3]	DRAM[3]	DRAM[2]	DRAM[2]	Bank[3]
13	DRAM[2]	DRAM[2]	Bank[2]	DRAM[1]	Bank[3]	Bank[2]
12	DRAM[1]	Bank[2]	Bank[1]	Bank[3]	Bank[2]	Bank[1]
11	Bank[2]	Bank[1]	Bank[0]	Bank[2]	Bank[1]	Bank[0]
10	Bank[1]	Bank[0]	Vault[3]	Bank[1]	Bank[0]	Vault[3]
9	Bank[0]	Vault[3]	Vault[2]	Bank[0]	Vault[3]	Vault[2]
8	Vault[3]	Vault[2]	Vault[1]	Vault[3]	Vault[2]	Vault[1]
7	Vault[2]	Vault[1]	Vault[0]	Vault[2]	Vault[1]	Vault[0]
6	Vault[1]	Vault[0]	Byte[6], DRAM[2]	Vault[1]	Vault[0]	Byte[6], DRAM[2]
5	Vault[0]	Byte[5], DRAM[1]	Byte[5], DRAM[1]	Vault[0]	Byte[5], DRAM[1]	Byte[5], DRAM[1]
4	Byte[4], DRAM[0]	Byte[4], DRAM[0]	Byte[4], DRAM[0]	Byte[4], DRAM[0]	Byte[4], DRAM[0]	Byte[4], DRAM[0]
3	Byte[3] = Ignored	Byte[3] = Ignored	Byte[3] = Ignored	Byte[3] = Ignored	Byte[3] = Ignored	Byte[3] = Ignored
2	Byte[2] = Ignored	Byte[2] = Ignored	Byte[2] = Ignored	Byte[2] = Ignored	Byte[2] = Ignored	Byte[2] = Ignored
1	Byte[1] = Ignored	Byte[1] = Ignored	Byte[1] = Ignored	Byte[1] = Ignored	Byte[1] = Ignored	Byte[1] = Ignored
0	Byte[0] = Ignored	Byte[0] = Ignored	Byte[0] = Ignored	Byte[0] = Ignored	Byte[0] = Ignored	Byte[0] = Ignored



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

### Address Mapping Mode Register

The address mapping mode register provides user control of mapping portions of the ADRS field within the header of request packets to the vault and bank addresses. When using default address-mapping, the address mapping mode field should be set based on specific system requirements. See Data Access Performance Considerations for details.

In addition to the default address mapping algorithms, user-defined fields are provided for the user to specify a unique mapping algorithm. There is a user-defined field for the vault address and the bank address. Each field holds a 5-bit encoded value pointing to the corresponding bit position in the ADRS field of the request packet header. This represents the LSB that will be used for the vault or bank address, with the more significant bits of the subaddress coming from the bit positions immediately above it in the request header ADRS field. When operating with the user-defined modes, it is the user's responsibility to set the user-defined encoded fields so that the vault and bank addresses do not overlap each other or overlap the byte address within the request header ADRS field. The byte address is always fixed at the LSBs of the request header ADRS field. The user must also be aware that the number of bits in the bank address is dependent upon the size of the HMC. The remaining bits of the request ADRS field not specified as the vault and bank addresses become the DRAM address.

The address map mode register is writable via the MODE WRITE command or via the maintenance interface (I<sup>2</sup>C or JTAG bus). Because the MAX block size is defaulted to 64 bytes, the host boot block code must either be compatible (issue requests of 64 bytes or smaller) or issue a MODE WRITE command to change the MAX block size.

### DRAM Addressing

Each bank in the HMC contains 16,777,216 memory bytes (16MB). A WRITE or READ command to a bank accesses 32 bytes of data for each column fetch. The bank configuration is identical in all specified HMC configurations.

### Packet Length

As noted previously, packets are always multiples of 16-byte FLITs. Within each packet header there is a length (LNG) field that indicates the total number of FLITs in the packet. A packet that contains no data FLITs would have LNG = 1; this represents the single FLIT holding the 8-byte header and 8-byte tail. When generating response packets, the necessary data size is determined from the CMD field in the corresponding request packet. Specific packet lengths are provided in the following tables: Transaction Layer – Request Commands, Transaction Layer – Response Commands, and Flow Commands.

A duplicate length (DLN) field is included within each packet header to provide additional packet integrity. The value of DLN must equal that of LNG within a packet. The DLN field is compared to the LNG field prior to the CRC being checked. Note that LNG enables the packet parser to determine the location of the CRC field (where a value of 1 points to the current FLIT). A miscompare of DLN and LNG is treated like a CRC check and will trigger the link retry mechanism. If LNG does not equal DLN when the packet is generated at the host, link retries will be unsuccessful and a fatal error will result.

### Packet Flow Control

Flow control occurs in both directions on each link. The flow of transaction layer packets is managed with token counts. Each token represents the storage to hold one FLIT (16 bytes). The link slave input buffer temporarily stores transaction layer packets as



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

they are received from the link. (Flow packets are not stored in the input buffer, and therefore, are not subject to flow control.) The minimum size of this buffer must be equal to or greater than the number of FLITs in a single packet of the largest supported length, but in general can hold several of the largest packets to enable a constant flow across the link. The available space in this input buffer is represented in a token count register at the link master. This gives the link master knowledge of the available buffering at the other end of the link and the ability to evaluate whether there is enough buffer space to receive every FLIT of the next packet to be transmitted.

The token count register is loaded during the initialization sequence with the maximum number of tokens representing the available buffer space at the link slave when it is empty. As the link master sends each transaction layer packet across the link, it must decrement the token count register by the number of FLITs in the transmitted packet. As the packet is received and stored in the input buffer, its FLITs use up the space represented by the decremented value of token count register at the link master. As each packet is read out of the input buffer, it is forwarded to a destination, and its FLIT location is freed up. This requires a mechanism to return packet tokens to the link transmitter, using the opposite link direction. The input buffer control logic sends a count (representing the number of FLITs that were read out of the input buffer when the packet was forwarded) to the local (adjacent) link master. This count is returned in the return token count (RTC) field of the next possible packet traveling in the opposite direction on the link. At the link slave, the RTC field is extracted from the incoming packet and sent back to the original link transmitter where its value is added to the current value of the token count register. If no transaction layer packet traffic is occurring in the return direction, the link master must create a flow packet known as a token return (TRET) to return the token. Not returning tokens can lead to performance degradation or stalling. TRET is described in TOKEN RETURN (TRET) Command.

Appropriate sizing of the link slave input buffer requires weighing the trade-offs between latency, throughput, silicon real estate, and routability. If there is a temporary pause in the packet forwarding priority at the output of the input buffer (internal switch conflicts, or destination vault flow control), a packet might not be emptied from the input buffer. This would cause a pause in the return of the tokens. As long as this is infrequent and the input buffer is sized to accommodate it, the packet flow will not be disrupted unless the link is running at 100% busy. If the input buffer is empty, a specific implementation may choose to bypass the input buffer and forward a packet immediately to its destination. In this case, the tokens for the packet would be immediately returned to the link master.

As noted previously, the link master must not transmit a packet if there is insufficient space in the input buffer at the other end of the link. The LNG field within the header of each outgoing packet must be compared to the token count register to determine whether the packet should be transmitted or the packet stream should be paused.

### Token Return Loop Time

As mentioned in the Packet Flow Control section, the link input buffer in the link slave provides buffering of received FLITs while tokens are being returned to the transmitter. While tokens are being returned, additional FLITs are being transmitted and filling the link input buffer, at a rate up to the maximum link bandwidth. An adequately-sized link input buffer will have room to buffer enough FLITs to accommodate the time it takes for the token to return to the transmitting link master and allow it to transmit more FLITs. This is referred to as the "token return loop time."





## Hybrid Memory Cube – HMC Gen2 Transaction Layer

The total delay for the token return loop time starts from the point in the link master where it is determined that there are enough tokens to transmit the next packet to the link; the first transmitted FLIT includes the following delays:

- Logical and physical block serialization time at the transmitting end of the link
- Physical and logical block deserialization time at the receiving end of the link
- The time for the link slave to forward the received FLIT and generate a token for the FLIT  
(Note that the link input buffer is empty and the FLIT does not get queued behind a previously transmitted FLIT. Any additional queuing in the link input buffer does not get added to the token return loop time.)
- Transfer of the token from the link slave to the local link master
- Time to wait in the link master from just missing embedding the token into the RTC field of the previous packet and waiting for the next tail of the longest packet
- Logical and physical serialization time for the packet with the embedded token in the transmitting link master
- Physical and logical deserialization time for the packet with the embedded token in the receiving link slave
- Time taken for this longest packet's tail to be received in the link slave, to the point of CRC check and token extraction from the RTC field
- Transfer of the extracted token from the link slave to the local link master (the original transmitter in the first delay above)
- Time taken to increment the token counter
- Time taken to determine that the token counter has enough tokens to allow the next packet to be transmitted (which is the same point where the loop started)

In order to maintain link performance, the maximum allowable delay of this token return loop time must be less than the amount of time it takes to fill the link input buffer. If the actual token return loop time is larger than the time it takes to fill the link input buffer, the requester will become starved for tokens, causing the packet stream to be throttled and resulting in a drop of bandwidth across the link.

There are two token return loops, one beginning in the host's link master, which corresponds to the HMC's link input buffer size, and the other beginning in the HMC's link master, which corresponds to the host's link input buffer size.

The HMC link input buffer size (in FLITs) is controlled by the starting number of tokens specified in the Link Input Buffer Max Token Count field in the Input Buffer Token Count register. This determines the usable depth of the input buffer and therefore determines the maximum amount of time available for token return loop time. The link input buffer in the HMC has a maximum usable size of 228 FLITs. However, there must be sufficient input buffer depth reserved for one poisoned packet (poisoned packets are described in the Packet Integrity section) in the case of a link retry. If this space is not reserved, there is the potential for a link input buffer overrun if a link retry does occur. For example, if the maximum block (packet) size available to the host is 128B (9 FLITs), the maximum usable tokens are 219 (228 - 9) FLIT locations. This is the space to be used and tracked with tokens by the requester. This maximum allowable size may be reduced by initializing the Link Input Buffer Max Token Count field (within the Input Buffer Token Count register) to a value smaller than 219 during HMC initialization. There are latency and bandwidth trade offs that can be made with this setting by increasing or decreasing the Input Buffer Token Count, but the optimal setting is dependent upon many factors such as: memory utilization, link rate, number of links used, and host token and





## Hybrid Memory Cube – HMC Gen2 Transaction Layer

pointer return latencies. The optimal setting can be derived by simulating specific use cases using the HMC performance model in the appropriate system simulation environment.

**Table 14: Token Update Delay for HMC Link Input Buffer**

Link		219-FLIT HMC Input Buffer Full Period <sup>1</sup> (ns)	HMC Token Return Delay <sup>2</sup> (ns)	Host Allowable Delay (ns)
Bit Rate	ps/FLIT			
15 Gb/s	533.33	116.8	18	98.8
12.5 Gb/s	TBD	TBD	TBD	TBD
10 Gb/s	TBD	TBD	TBD	TBD

- Notes:
1. If the link input buffer size is reduced with a value in the "Link Input Buffer Max Token Count" field of the Input Buffer Token Count register smaller than 219, the buffer full period can be recalculated as follows: Buffer full period in ns = (ps/FLIT X "Link Input Buffer Max Token Count" ) / 1000.
  2. "HMC Token Return Delay" represents the time from receiving the first bit of a FLIT, generating the HMC token for that FLIT when the link input buffer is empty, embedding the HMC token into a single-FLIT packet or TRET, to the first bit out of HMC. The following additional delays may be added to "HMC Token Return Delay" values shown in the table if multi-FLIT packets are in flight on the return link:  
 2–7 FLIT packet: 1.6ns  
 8–13 FLIT packet: 3.2ns  
 14–17 FLIT packet: 4.8ns.
  3. Link input buffer size is not dependent on revision of protocol.

The following table contains the HMC's portion of the token return loop time associated with the host's link input buffer, labeled, "HMC Token Update Delay."

**Table 15: Token Update Delay for Host Link Input Buffer**


Link		HMC Token Return Delay <sup>1</sup> (ns)
Bit Rate	ps/FLIT	
15 Gb/s	533.33	18
12.5 Gb/s	TBD	TBD
10 Gb/s	TBD	TBD

- Note:
1. "HMC Token Update Delay" represents the time from receiving the first bit of single-FLIT packet, extracting the host token from the RTC field of that FLIT, updating the token counter in the link master, allowing the next FLIT to be transmitted to the SerDes TX, and the SerDes TX time to the first bit of the FLIT being transmitted. The following additional delays may be added to "HMC Token Update Delay" values shown in the table if the host token is extracted from the RTC field of multi-FLIT packets being received from the host:  
 2–7 FLIT packet: 1.6ns  
 8–13 FLIT packet: 3.2ns  
 14–17 FLIT packet: 4.8ns.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Figure 17: Token Return Loops**



### Tagging

Operational closure for requests is accomplished using the tag fields in request and response packets. The tag value remains associated with the request until a response is received indicating that the request has been executed. Tags in READ requests are returned with the respective read data in the read response packet header. Write response tags are returned within a write response packet. In the case of posted write requests, because no response is returned and the HMC does not use the TAG field of posted write requests, the host can populate this field with any value. When multiple host links are connected to the HMC, each response packet will be returned on the same link as its associated request. This keeps the tag range independent for each host link.

Tag fields in packets are nine bits long, which is enough space for 512 tags. All tags are available for use. Tag assignment and reassignment are managed by the host. There is no required algorithm to assign tag values to requests. HMC does not use the tag for internal control or identification, only for copying the tag from the request packet to the response packet.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

Tags are assigned by control logic at the host link master and must not be used in another request packet until a response tag with the same tag number is returned to that host link. Other host links will use the same tag range of 512 tags, but they are uniquely identified by their association with each different host link. Thus, the total maximum number of unique tags is 512 times the number of host links. For example, if four links are connected from an HMC to the host, there are 2048 usable tags for requests to the HMC. As an implementation example, a host control logic might decide to provide a time-out capability for every transaction to determine whether a request or response packet has been lost or corrupted, preventing the tag from being returned. The timer in this implementation example would consider link retry periods that occur to account for response packets that are delayed, but still returned. Variability in response time due to transaction mix would also need to be considered when determining an appropriate timeout value.

### Packet Integrity, Parity, ECC, and Scrubbing

There are several methods used to check for errors and protect the integrity of the data both in flight and while at rest within the HMC. Integrity is maintained throughout by use of:

- CRC for the packets on the links between host and HMC
- CRC between the link slave/link master and the vault controller
- Parity for the command and address between the vault controller and the DRAM array
- ECC for the data between the vault controller and the DRAM array
- Scrubbing for data at rest in the DRAM array

These are all interrelated; for example if there is a parity error detected on the command or address signals, the vault controller can intentionally poison the CRC in the response packet. See the Parity section for more details.

#### Packet Integrity

As previously described in the Transaction Layer section, the integrity of the packet contents is maintained with the CRC field in the tail of every packet. Because the entire packet (including header and tail) is transmitted from the source link all of the way to the destination vault, CRC is used to detect failures that occur not only on transmission across the link, but along the entire path. CRC may be regenerated along the path if flow control fields within the header or tail change. CRC regeneration is done in an overlapped fashion with respect to a CRC check to ensure that no single point of failure will go undetected. There may be cases when the first FLITs of a packet are forwarded before the tail is received and the CRC is checked. This occurs in the HMC's link slave after a request packet crosses a link and is done to avoid adding latency in the packet path. If the packet is found to have a CRC error as it passes through the link slave, the packet is intentionally poisoned by the link slave so that its destination (in this case a vault controller) will recognize it as corrupted and will not use it. The link slave poisons the packet by inverting a recalculated value of the CRC and inserting that into the tail in place of the previously calculated CRC. This resulting modified packet is known as a poisoned packet.

#### Parity

Parity is used to maintain the integrity of the command and address bits between the vault controller and the DRAM. After deconstructing a packet that was received from



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

the link slave, the vault controller will calculate and transmit parity bits associated with the command and address lines to the DRAM. The DRAM will check these parity bits, and signal to the vault controller if there is a parity error. For example, if the DRAM access is a read, a read response packet may be generated for transmission back to the link master when a parity error is detected on the command or address bits. As a result of the parity error, the vault controller will poison the read response packet (see Poisoned Packets), and transmit it back to the host which should drop the packet. If enabled, the vault controller will retry the DRAM request in parallel to this, and upon a successful DRAM access, a valid read response packet will be generated and transmitted to the requester. If the retried access is not successful, the command execution is halted until a reset is performed and a Vault Critical Error ERRSTAT will be included in an error response packet.

If a packet travels across a link after it is poisoned, a link master will still be able to embed flow control fields in the packet by recalculating the CRC with the previously embedded flow control values, then inverting the recalculated CRC so that the poisoned state will be maintained. Because the flow control fields are valid in a poisoned packet, it is stored in the retry buffer. In this case, the link slave on the other end of the link will recognize the poisoned CRC and will still extract the flow control fields. Whenever a packet is poisoned, the CMD, ADRS, TAG, and ERRSTAT fields are not valid, but the flow control fields (FRP, RRP, RTC) are valid.

### ECC and Scrubbing

Data is protected in memory using ECC. ECC will provide correction of single-bit Errors (SBE) as well as all data bits that are transmitted over a single failed TSV between the memory and the vault controller. Memory locations are initialized with correct ECC data patterns before the host begins using the locations. This eliminates a write-before-read requirement to avoid SBEs and MUEs.

Scrubbing is used inside the cube to mitigate soft failures in memory. Two categories of scrubbing are provided in each vault controller:

**Demand scrubbing:** Performed during read requests. If the vault controller detects a correctable single-bit error (SBE) the data is corrected and returned to the host in the response packet. When this takes place, a scrubbing cycle is invoked that writes the corrected data back into the memory location which required correction. If a multiple unrecoverable error (MUE) is found such that the data is not correctable, the vault controller will assert the DINV field and setting the MUE ERRSTAT in the tail of the read response packet.

**Patrol scrubbing:** Performed by the HMC refresh logic in the vault controller. If a correctable single-bit error (SBE) is detected, a scrubbing cycle is invoked that writes the correct data back into the memory location immediately. If a multiple unrecoverable error (MUE) is found during patrol scrubbing, an unsolicited error packet will be sent with the MUE ERRSTAT in the tail.

### Request Packets

Request packets carry request commands from the requester (host or HMC link configured as pass-thru link) to the responder (HMC link configured as host link). All request packets are subject to normal packet flow control.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Figure 18: Request Packet Header Layout**

63	61	60	58	57	24	23	15	14	11	10	7	6	5	0
CUB[2:0]	RES[2:0]	ADRS[33:0]					TAG[8:0]		DLN[3:0]	LNG[3:0]	RES	CMD[5:0]		

Request packet headers for request commands and flow commands contain the fields shown in the table below. Specific commands may require some of the fields to be 0. These are provided in the Valid Field and Command Summary Table.

**Table 16: Request Packet Header Fields**

Name	Field Label	Bit Count	Bit Range	Function
Cube ID	CUB	3	[63:61]	CUB field is used to match requests with the target HMC. Each HMC's cube ID register defines the target device's ID for matching with the CUB field in the request header and defaults to the value set by the CUB pins of each HMC device.
Reserved	RES	3	[60:58]	Reserved: These bits are reserved for future address or cube ID expansion. The responder will ignore bits in this field from the requester except for including them in the CRC calculation. The HMC can use portions of this field range internally.
Address	ADRS	34	[57:24]	Request address. For some commands, control fields are included within this range.
Tag	TAG	9	[23:15]	Tag number uniquely identifying this request.
Duplicate length	DLN	4	[14:11]	Duplicate of packet length field.
Packet length	LNG	4	[10:7]	Length of packet in FLITs (1 FLIT is 128 bits). Includes header, any data payload, and tail.
Reserved	RES	1	[6]	Reserved: The responder will ignore this bit from the requester except for including it in the CRC calculation. The HMC can use this field internally.
Command	CMD	6	[5:0]	Packet command. (See the Transaction Layer – Request Commands table for the list of request commands.)

**Figure 19: Request Packet Tail Layout**

63	32	31	27	26	24	23	19	18	16	15	8	7	0
CRC[31:0]						RTC[4:0]	SLID[2:0]	RES[4:0]	SEQ[2:0]	FRP[7:0]	RRP[7:0]		

**Table 17: Request Packet Tail Fields**

Name	Field Label	Bit Count	Bit Range	Function
Cyclic redundancy check	CRC	32	[63:32]	The error-detecting code field that covers the entire packet.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 17: Request Packet Tail Fields (Continued)**

Name	Field Label	Bit Count	Bit Range	Function
Return token count	RTC	5	[31:27]	Return token count for transaction-layer flow control. In the request packet tail, the RTC contains the tokens that represent available space in the requester's input buffer.
Source Link ID	SLID	3	[26:24]	Used to identify the source link for response routing. The physical link number is inserted into this field by the HMC. The host can ignore these bits with the exception of including them in the CRC calculation.
Reserved	RES	5	[23:19]	Reserved: The responder will ignore bits in this field from the requester except for including them in the CRC calculation. The HMC can use portions of this field range internally.
Sequence number	SEQ	3	[18:16]	Incrementing value for each packet transmitted, except for PRET and IRTYR packets (see Packet Sequence Number Generation).
Forward retry pointer	FRP	8	[15:8]	Retry pointer representing this packet's position in the retry buffer (see Retry Pointer Description).
Return retry pointer	RRP	8	[7:0]	Retry pointer being returned for other side of link (see Retry Pointer Description).

### Response Packets

Response packets carry response commands from the responder (HMC link configured as host link) to the requester (host or HMC link configured as pass-thru link). All response packets are subject to normal packet flow control.

**Figure 20: Response Packet Header Layout**

63				42	41	39	38		33	32			24	23			15	14	11	10	7	6	5		0
RES[21:0]					SLID[2:0]		RES[5:0]		RES[8:0]				TAG[8:0]				DLN[3:0]		LNG[3:0]		RES		CMD[5:0]		

Response packet headers for response commands contain the fields shown in the table below. Specific commands may require some of the fields to be 0. These are provided in the Valid Field and Command Summary Table.

**Table 18: Response Packet Header Fields**

Name	Field Label	Bit Count	Bit Range	Function
Reserved	RES	22	[63:42]	Reserved: The host will ignore bits in this field from the HMC except for including them in the CRC calculation.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 18: Response Packet Header Fields (Continued)**

Name	Field Label	Bit Count	Bit Range	Function
Source link ID	SLID	3	[41:39]	Used to identify the source link for response routing. A unique value is generated and inserted into this field by the HMC and is considered a "Don't Care" by the host processor. The value in the SLID field is copied into the response header from the corresponding request packet for response routing purposes.
Reserved	RES	15	[38:24]	Reserved: The host will ignore bits in this field from the HMC except for including them in the CRC calculation.
Tag	TAG	9	[23:15]	Tag number uniquely associating this response to a request.
Duplicate length	DLN	4	[14:11]	Duplicate of packet length field
Packet length	LNG	4	[10:7]	Length of packet in 128-bit FLITs
Reserved	RES	1	[6]	Reserved: The host will ignore this bit from the HMC except for including it in the CRC calculation.
Command	CMD	6	[5:0]	Packet command (see the Transaction Layer – Response Commands table for response commands)

**Figure 21: Response Packet Tail Layout**

63	32	31	27	26	20	19	18	16	15	8	7	0
CRC[31:0]				RTC[4:0]		ERRSTAT[6:0]		DINV[0]	SEQ[2:0]	FRP[7:0]		RRP[7:0]

**Table 19: Response Packet Tail Fields**

Name	Field Label	Bit Count	Bit Range	Function
Cyclic redundancy check	CRC	32	[63:32]	Error-detecting code field that covers the entire packet.
Return token counts	RTC	5	[31:27]	Returns token count for transaction-layer flow control. In the response packet tail, the RTC contains the tokens that represent available space in the HMC input buffer.
Error status	ERRSTAT	7	[26:20]	Error status bits (see the ERRSTAT[6:0] Bit Definitions table)
Data Invalid	DINV	1	[19]	Indicates validity of packet payload. Data in packet is valid if DINV = 0 and invalid if DINV = 1.
Sequence number	SEQ	3	[18:16]	Incrementing value for each packet transmitted. See Packet Sequence Number Generation).
Forward retry pointer	FRP	8	[15:8]	Retry pointer representing this packet's position in the retry buffer (see Retry Pointer Description).
Return retry pointer	RRP	8	[7:0]	Retry pointer being returned for the other side of link (see Retry Pointer Description).

The ERRSTAT field included in the response tail is valid for all read, write, and error responses. All bits in the ERRSTAT field being zero indicates a normal response with no



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

errors or flags. There are 6 different error and flag categories defined by ERRSTAT[6:4] bits. The unique error or flag descriptions within each category indicate a specific error or item that requires attention. Additional status on errors or flags can be obtained by accessing internal status registers using the MODE READ command or sideband (I<sup>2</sup>C or JTAG). The table that follows shows the error categories and descriptions along with the method of response (read/write response packet or error response packet).

**Table 20: ERRSTAT[6:0] Bit Definitions**

ERRSTAT Bit							Description	Response Packet Type	Notes
6	5	4	3	2	1	0			
0	0	0	0	0	0	0	No errors/conditions		
Warnings									
0	0	0	0	0	0	1	Reliability temperature threshold: The specified maximum device junction temperature has been reached. Any additional temperature increase will be harmful to long term device reliability.	Error response packet (TAG = CUB number)	
0	0	0	0	0	1	0	Host token overflow warning: The host sent more than 1023 tokens to the HMC on a link.		
0	0	0	0	1	0	1	Repair warning: There are one or more regions of memory that have no available repair resources left.		
0	0	0	0	1	1	0	Repair alarm: A request has encountered a hard SBE or MUE, and there are no repair resources available.		
DRAM Errors									
0	0	1	0	0	0	0	SBE occurred (this status is normally disabled): Data is corrected before being returned to the requester. The SBE is scrubbed and tested to determine if it is a hard error, in which case it can be dynamically repaired.	Read response packet (TAG = tag of corresponding request)	1
0	0	1	1	1	1	1	MUE has occurred: This indicates that a multiple uncorrectable error has occurred in the DRAM for read data. The DINV (data invalid) flag will also be active. Error packet will be unsolicited if MUE was encountered during patrol scrub.	Read response packet (TAG = tag of corresponding request) or Error response packet (TAG = CUB number) if MUE is discovered during patrol scrubbing	
Link Errors									
0	1	0	0	0	0	0	Link 0 retry in progress: Link slave 0 has detected a link error on an incoming packet and is initiating a link retry.	Error response packet (TAG = CUB number)	





## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 20: ERRSTAT[6:0] Bit Definitions (Continued)**

ERRSTAT Bit							Description	Response Packet Type	Notes
6	5	4	3	2	1	0			
0	1	0	0	0	0	1	Link 1 retry in progress: Link slave 1 has detected a link error on an incoming packet and is initiating a link retry.	Error response packet (TAG = CUB number)	
0	1	0	0	0	1	0	Link 2 retry in progress: Link slave 2 has detected a link error on an incoming packet and is initiating a link retry.		
0	1	0	0	0	1	1	Link 3 retry in progress: Link slave 3 has detected a link error on an incoming packet and is initiating a link retry.		
Protocol Errors									
0	1	1	0	0	0	0	Invalid command: An unsupported command existed in a request packet.	Write response packet (TAG = tag of corresponding request)	
0	1	1	0	0	0	1	Invalid length: An invalid length was specified for the given command in a request packet.		2
Vault Critical Errors									
1	1	0	0	0	0	0	Vault 0 critical error: Command/Address parity error has not cleared after the command/address retry count threshold has been met. Vault 0 command execution is halted until a reset is performed.	Error response packet (TAG = CUB number)	
1	1	0	0	0	0	1	Vault 1 critical error		
1	1	0	0	0	1	0	Vault 2 critical error		
1	1	0	0	0	1	1	Vault 3 critical error		
1	1	0	0	1	0	0	Vault 4 critical error		
1	1	0	0	1	0	1	Vault 5 critical error		
1	1	0	0	1	1	0	Vault 6 critical error		
1	1	0	0	1	1	1	Vault 7 critical error		
1	1	0	1	0	0	0	Vault 8 critical error		
1	1	0	1	0	0	1	Vault 9 critical error		
1	1	0	1	0	1	0	Vault 10 critical error		
1	1	0	1	0	1	1	Vault 11 critical error		
1	1	0	1	1	0	0	Vault 12 critical error		
1	1	0	1	1	0	1	Vault 13 critical error		
1	1	0	1	1	1	0	Vault 14 critical error		
1	1	0	1	1	1	1	Vault 15 critical error		
Fatal Errors									



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 20: ERRSTAT[6:0] Bit Definitions (Continued)**

ERRSTAT Bit							Description	Response Packet Type	Notes
6	5	4	3	2	1	0			
1	1	1	0	0	0	0	Link 0 retry failed and was unsuccessful after the retry limit was reached.	Error response packet (TAG = CUB number)	
1	1	1	0	0	0	1	Link 1 retry failed and was unsuccessful after the retry limit was reached.		
1	1	1	0	0	1	0	Link 2 retry failed and was unsuccessful after the retry limit was reached.		
1	1	1	0	0	1	1	Link 3 retry failed and was unsuccessful after the retry limit was reached.		
1	1	1	1	0	0	0	Input buffer overrun link 0: The host has issued too many FLITs and has overrun the link input buffer, or has issued a MODE CMD before the previous MODE CMD has returned a response packet.		3
1	1	1	1	0	0	1	Input buffer overrun link 1: The host has issued too many FLITs and has overrun the link input buffer, or has issued a MODE CMD before the previous MODE CMD has returned a response packet.		3
1	1	1	1	0	1	0	Input buffer overrun link 2: the host has issued too many FLITs and has overrun the link input buffer, or has issued a MODE CMD before the previous MODE CMD has returned a response packet.		3
1	1	1	1	0	1	1	Input buffer overrun link 3: The host has issued too many FLITs and has overrun the link input buffer, or has issued a MODE CMD before the previous MODE CMD has returned a response packet.		3
1	1	1	1	1	0	0	Reserved		
1	1	1	1	1	0	1	Critical temperature threshold: The HMC junction temperature has reached a critically high limit and must be shut down immediately.		
1	1	1	1	1	1	0	Packet length fatal error: Packet length larger than max supported size (LNG = DLN > 9 FLITs)		



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 20: ERRSTAT[6:0] Bit Definitions (Continued)**

ERRSTAT Bit							Description	Response Packet Type	Notes
6	5	4	3	2	1	0			
1	1	1	1	1	1	1	Internal fatal error: This group includes but is not limited to CRC error at vault controller, internal state machine errors, and internal buffer underrun/overruns.	Error response packet (TAG = CUB number)	

- Notes:
- Requires that the Enable SBE report field of the vault control register is set to enable.
  - (LNG = DLN)  $\leq 9$   
If (LNG = DLN)  $> 9$ , a fatal error occurs.
  - The input buffer overrun fatal error only happens when the HMC input buffer actually overruns, not when the host sends more FLITs than it has tokens for.

## Flow Packets

Flow packets are generated at the link master to convey information for link flow control and link retry control to the link slave on the other end of the link. They are not part of the transaction layer. The link slave extracts the control information from the flow packets and then removes the flow packets from the packet stream without forwarding them to the link input buffer. For this reason flow packets are not subject to normal packet flow control. The link master can generate and transmit flow packets without requiring tokens, and it will not decrement the token count when it transmits flow packets.

Flow packets use the request packet header and tail layouts described in Request Packets. The flow packet commands are described in Flow Commands.

Some header fields and tail fields within the flow packets are not used and should be set to 0, as specified in the Valid Field and Command Summary Table.

## Poisoned Packets

A poisoned packet is uniquely identified by the fact that its CRC is inverted from the correct CRC value. Packet CRC verification logic of both the requester and the responder should include checking for an inverted value of good CRC. A poisoned packet starts out as a good packet (as identified by a good CRC) but for various reasons can become poisoned. The most common cause of a poisoned packet is a link error, as described in Link Retry. Other examples of how a packet becomes poisoned are described in Packet Integrity. There are both valid and invalid fields within the header and tail of poisoned packets as is described in the Valid Field and Command Summary Table. Receiving a poisoned packet does not trigger a link retry.

### Poisoned Packet Rules

- A packet of any valid length can be poisoned.
- NULL FLITs will not be poisoned.
- If a link slave (LS) in the requester or responder receives a previously poisoned packet (the packet was poisoned before it was transmitted on the link) of any valid length, the LS must extract the FRP, RRP, and RTC fields as in any other received packet. After extraction, the LS has the option of dropping the packet or forwarding the packet if



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

the LS is using cut-through routing, based on the packet routing algorithm that the link slave normally executes (evaluating the CUB and ADRS field of requests or evaluating the SLID field of responses). CUB and ADRS fields are not valid in poisoned packets, and could lead to routing the poison packet to a unintended destination. This unintended routing must not cause a routing error to be reported.

- Previously poisoned packets travelling across the link use tokens like any other valid packet. The link slave should return the correct number of tokens when a previously poisoned packet is pulled out of the link input buffer. If the link slave drops a previously poisoned packet, it must still return the correct number of tokens back to the other side of the link.
- The routing fabric and all packet destinations must be able to tolerate stray poisoned packets of any valid length. At any point in the routing fabric the packet could be dropped, but if cut-through routing applies (packet routing begins before the tail arrives indicating that the packet is poisoned), the packet may continue to propagate. All normal credit and token handling applies to the propagating poisoned packet. Credits or tokens for any previously poisoned packet that has been dropped must also be returned.
- If the previously poisoned packet is routed to the link master of an outgoing link, the LM treats it like any other valid packet, where the LM embeds FRP, RRP, and RTC values into the tail of the poisoned packet. As the LM recalculates the CRC, which now includes these embedded values, it must result in another poisoned CRC state (being an inverted value of the newly generated CRC value). The poisoned packet will also be temporarily stored in the link retry buffer when it is transmitted on the link.
- A packet destination (including a host receiving packets from a cube) must be able to tolerate receiving a poisoned packet of any valid length and silently dropping it. Note that a poisoned packet could have corrupted CUB, ADRS, ERRSTAT, and/or TAG fields, along with corrupted data FLITs if present.

### Request Commands

All request commands are issued by the requester (host or HMC link configured as pass-thru link) to the responder (HMC link configured as host link), using request packets described in the Request Packets section. Every request must have a unique tag included in the request packet header. A corresponding response packet (one that includes the same tag) will be issued by the responder.

All request packets are saved in the link retry buffer as they cross a link. This means that these packets are retried if an error occurs on their transfer.

**Table 21: Transaction Layer – Request Commands**

Command Description	Symbol	CMD Bit						Packet Length in FLITs	Response Returned
		5	4	3	2	1	0		
Vendor Specific									
	–	0	0	0	x	x	x	–	–
WRITE Requests									
16-byte WRITE request	WR16	0	0	1	0	0	0	2	WR_RS
32-byte WRITE request	WR32	0	0	1	0	0	1	3	WR_RS
48-byte WRITE request	WR48	0	0	1	0	1	0	4	WR_RS



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 21: Transaction Layer – Request Commands (Continued)**

Command Description	Symbol	CMD Bit						Packet Length in FLITs	Response Returned
		5	4	3	2	1	0		
64-byte WRITE request	WR64	0	0	1	0	1	1	5	WR_RS
80-byte WRITE request	WR80	0	0	1	1	0	0	6	WR_RS
96-byte WRITE request	WR96	0	0	1	1	0	1	7	WR_RS
112-byte WRITE request	WR112	0	0	1	1	1	0	8	WR_RS
128-byte WRITE request	WR128	0	0	1	1	1	1	9	WR_RS
<b>MODE WRITE, BIT WRITE, and ATOMIC Requests</b>									
MODE WRITE request	MD_WR	0	1	0	0	0	0	2	MD_WR_RS
BIT WRITE request	BWR	0	1	0	0	0	1	2	WR_RS
Dual 8-byte add immediate	2ADD8	0	1	0	0	1	0	2	WR_RS
Single 16-byte add immediate	ADD16	0	1	0	0	1	1	2	WR_RS
<b>POSTED WRITE Requests</b>									
16-byte POSTED WRITE request	P_WR16	0	1	1	0	0	0	2	None
32-byte POSTED WRITE request	P_WR32	0	1	1	0	0	1	3	None
48-byte POSTED WRITE request	P_WR48	0	1	1	0	1	0	4	None
64-byte POSTED WRITE request	P_WR64	0	1	1	0	1	1	5	None
80-byte POSTED WRITE request	P_WR80	0	1	1	1	0	0	6	None
96-byte POSTED WRITE request	P_WR96	0	1	1	1	0	1	7	None
112-byte POSTED WRITE request	P_WR112	0	1	1	1	1	0	8	None
128-byte POSTED WRITE request	P_WR128	0	1	1	1	1	1	9	None
<b>POSTED BIT WRITE, and POSTED ATOMIC Requests</b>									
Posted BIT WRITE request	P_BWR	1	0	0	0	0	1	2	None
Posted dual 8-byte add immediate	P_2ADD8	1	0	0	0	1	0	2	None
Posted single 16-byte add immediate	P_ADD16	1	0	0	0	1	1	2	None
<b>Read Requests</b>									
16-byte READ request	RD16	1	1	0	0	0	0	1	RD_RS
32-byte READ request	RD32	1	1	0	0	0	1	1	RD_RS
48-byte READ request	RD48	1	1	0	0	1	0	1	RD_RS
64-byte READ request	RD64	1	1	0	0	1	1	1	RD_RS
80-byte READ request	RD80	1	1	0	1	0	0	1	RD_RS
96-byte READ request	RD96	1	1	0	1	0	1	1	RD_RS
112-byte READ request	RD112	1	1	0	1	1	0	1	RD_RS
128-byte READ request	RD128	1	1	0	1	1	1	1	RD_RS
<b>Mode Read Requests</b>									
MODE READ request	MDRD	1	0	1	0	0	0	1	MD_RD_RS
<b>Vendor Specific</b>									
Reserved	–	1	1	1	x	x	x	–	–



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

### READ and WRITE Request Commands

READ and WRITE request commands are issued by the requester to access the DRAM memory. They are block commands that access a contiguous number of memory-addressable bytes with 16-byte granularity, meaning they can begin and end on any 16-byte boundary up to a maximum length of 128 bytes. Due to the 16-byte granularity of READ and WRITE request commands, the four LSBs of the request address are ignored. As shown in the Request Commands table, there are unique commands for each supported memory access length.

READ and WRITE operations will not cross a row (page) boundary within the DRAM array. The maximum block size selected in the address map mode register determines the boundary at which the addressing will wrap if the block access goes beyond the end of the maximum block size. All read requests are acknowledged with a read response packet that includes the tag of the request and the data payload. All non-posted write requests are acknowledged with an explicit write response packet that includes the tag of the write request. If a READ or WRITE request command specifies a data payload length that is longer than the configured maximum block size, the addressing will continue to wrap at the max block boundary until the data length is satisfied.

### POSTED WRITE Request Commands

POSTED WRITE request commands operate similarly to standard write requests, except that there is no response returned to the requester. As the HMC does not use the TAG field of posted write requests, the host can populate this field with any value. If an error occurs during the execution of the write request, an Error Response packet will be generated indicating the occurrence of the error to the host. In this case, the write request's tag will not be included in the Error Response packet.

### ATOMIC Request Commands

#### Dual 8-Byte Add Immediate

This atomic request performs two parallel ADD IMMEDIATE operations. Each add operation uses an 8-byte memory operand from DRAM and a 4-byte two's complement signed integer immediate operand from the atomic request data payload. If the result exceeds  $2^{63} - 1$ , the carry-out of the most significant bit is dropped and the result rolls over. The results are written back to DRAM, overwriting the original memory operands.

**Table 22: Operands from DRAM**

Byte	15 (MSB)	14	13	12	11	10	9	8 (LSB)	7 (MSB)	6	5	4	3	2	1	0 (LSB) <sup>1</sup>
Field	Memory operand 2								Memory operand 1							

- Notes:
1. Corresponds to the start of the 16-byte aligned address provided in the request address field.
  2. Each byte field contains bit positions [7(msb):0(lsb)].



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 23: Immediate Operands Included in Atomic Request Data Payload**

Byte	15	14	13	12	11 (MSB)	10	9	8 (LSB)	7	6	5	4	3 (MSB)	2	1	0 (LSB)
Field	4 bytes of zeros				Imm operand 2				4 bytes of zeros				Imm operand 1			

Note: 1. Each byte field contains bit positions [7(msb):0(lsb)].

### Single 16-Byte Add Immediate

This request performs a single ADD IMMEDIATE operation. It uses a 16-byte memory operand from DRAM and an 8-byte two's complement signed integer immediate operand from the atomic request data payload. If the results exceeds  $2^{127} - 1$ , the carry-out of the most significant bit is dropped and the result rolls over. The result is written back to the DRAM, overwriting the original memory operand.

**Table 24: Operands from DRAM**

Byte	15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB) <sup>1</sup>
Field	Memory operand 1															

Notes: 1. Corresponds to the start of the 16-byte aligned address provided in the request address field.

2. Each byte field contains bit positions [7(msb):0(lsb)].

**Table 25: Immediate Operand Included in Atomic Request Data Payload**

Byte	15	14	13	12	11	10	9	8	7 (MSB)	6	5	4	3	2	1	0 (LSB)
Field	8 bytes of zeros								Immediate operand 1							

Note: 1. Each byte field contains bit positions [7(msb):0(lsb)].

### MODE READ and WRITE Request Commands

MODE READ and WRITE request commands access the internal hardware mode and status registers within the logic layer of the HMC. Each mode request accesses up to 32 contiguous bits of the register.

The address field (ADRS) within the mode request packet is redefined to provide a register address, a start field, and a size field as shown in the table below. MODE READ and WRITE request commands must include address values that reference the registers defined in the Register Addendum. A MODE READ request command that contains an address that references a non-existent register results in a MODE READ response that includes all zeros within the data payload. A MODE WRITE request that references a non-existent register will not be performed. There will be no error indication.

**Table 26: Mode Request Addressing**

Field	Bits	Number of Bits	Description
Unused	33:32	2	Unused bits



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

**Table 26: Mode Request Addressing (Continued)**

Field	Bits	Number of Bits	Description
Start	31:27	5	<b>Start field:</b> Encoded to provide a value from 0 to 31 that points to the starting bit position within the 32 bits of data, 0 being the LSB position and 31 being the most significant bit (MSB) position.
Size	26:22	5	<b>Size field:</b> Indicates the number of contiguous bits to read or write (from 1 to 32), and is encoded as follows: 0x0 = 32 bits, 0x1–0x1F = 1–31 bits. The minimum size is 1 bit.
Register address	21:0	22	<b>Register address field:</b> References a specific mode or status register. All registers are 32 bits or less in size.

- Notes:
1. A full 32-bit access would be 0 in both the start and size fields.
  2. See HMC Register Addendum for more details on MODE READ and WRITE Request Commands and applicable registers.

The valid data bytes within the data payload in the mode write request packet and the mode read response packet are right-justified at the four least significant bytes as shown in the following table.

**Table 27: Valid Data Bytes**

Byte	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	Unused												Data			

If less than 32 bits are being accessed, as determined by the start and size fields within the address, the valid data bits are right-justified to the LSBs within the 4-byte data field.

The HMC can only process one mode request at a time. After a mode request is issued, the host(s) must wait for the corresponding response before issuing another mode request on any link. Because of this requirement, the HMC does not support posted MODE WRITE requests.

### BIT WRITE Command

The BIT WRITE request is a 2-FLIT request packet that provides a 0- to 8-byte write capability as indicated by write data mask bits included in the data payload. The vault controller performs a READ-UPDATE-WRITE operation to the DRAM to merge the write data bytes with the existing bytes in the memory. The three LSBs of the byte address field within the address in the request packet header must be 000 when addressing an 8-byte block. The specific bits to be written within the 8-byte block are identified by the data mask bits in bytes[15:8] of the 16-byte data payload within the request packet as shown in the following table.

**Table 28: Request Packet Bytes to be Written**

Byte	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Field	Data mask								Write data							

- Notes:
1. Data mask: Each bit inhibits writing the corresponding write data bit when 1.
  2. Write data: Up to eight bytes of byte-aligned write data.





## Hybrid Memory Cube – HMC Gen2 Transaction Layer

The bit(s) to be written must be positioned in the correct bit position within the write data field, as identified with the cleared bit(s) in the data mask field. For example, if the data mask = 0x00FFFFFFFFF00FF, then bytes 7 and 1 of the write data field will be written into the same bytes in the memory. If the data mask = 0xFFFFFFFFFFFFFFF, the READ-UPDATE-WRITE operation will be performed with the original value of the data being rewritten into the memory.

### Response Commands

All response commands are issued by the responder (HMC link configured as host link) to the requester (host or HMC link configured as pass-thru link), using response packets described in Response Packets. Every response other than the error response includes a valid tag that matches the tag in its corresponding request. All response packets are saved in the link retry buffer as they cross a link, which means they are retried if an error occurs on the link.

**Table 29: Transaction Layer – Response Commands**

Command Description	Symbol	CMD Bit						Packet Length in FLITs
		5	4	3	2	1	0	
READ response	RD_RS	1	1	1	0	0	0	1 + data FLITs
WRITE response	WR_RS	1	1	1	0	0	1	1
MODE READ response	MD_RD_RS	1	1	1	0	1	0	2
MODE WRITE response	MD_WR_RS	1	1	1	0	1	1	1
ERROR response	ERROR	1	1	1	1	1	0	1
Reserved	–	1	1	1	1	1	1	–

### READ and MODE READ Response Commands

A READ or MODE READ response command is issued by the responder to return requested data to the requester. A read response packet always includes data payload along with the header and tail, and it includes the same tag as its corresponding read request. If an error occurred such that the data is not valid, as indicated in the DINV field in the response tail, the data payload FLITs are still present in the response packet but they hold invalid data. For this reason, the response packet lengths are always consistent with the corresponding request.

A MODE READ command must include address values that point to the registers defined in the Request Commands section. A MODE READ request command that contains an address that points to a non-existent register will get a MODE READ response back that includes all 0s within the data payload, and the DINV bit will not be set.

### WRITE and MODE WRITE Response Commands

A WRITE or MODE WRITE response command provides an explicit write response packet that returns the tag for the original write request. If errors occurred during the transfer or execution of the WRITE request command, status will be included in the ERRSTAT field of the write response packet. A lack of error status bits indicates that the write was successful.

A MODE WRITE command must include address values that point to the registers defined in the Request Commands section. A MODE WRITE request command that con-



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

tains an address that points to a non-existent register will get a MODE WRITE response back; however, the request will not be performed.

### ERROR Response Command

HMC uses the READ, MODE READ, WRITE, and MODE WRITE response commands to report errors or flags that are associated with a specific request and tag. These error reports are included in the ERRSTAT field of the response packet.

The ERROR response command is used by the HMC to report a critical event when the request type and/or the original request tag are not known. The three LSBs of the ERROR response command packet tag contain the values the CUB[2:0] signals are tied to. TAG[2:0] = CUB[2:0] and TAG[8:3] = 0. This gives the host visibility to which HMC the Error Response packet originated from in a topology with multiple HMCs. The ERROR response command is unsolicited and can be configured to transmit ERROR response commands on any or all links except for those in chained topologies, where the error response command must only be routed to a single source link. The following situations cause the HMC to transmit an ERROR response command packet:

- The responder receives a request packet from the requester that is successfully transferred across a link but is internally corrupted before it reaches its destination. In this case the original command and tag are lost and the responder cannot generate a proper response packet or the necessary tag to close the transaction.
- The HMC has an internal error not associated with a transaction.
- The HMC reports a condition or status to the host.

### Flow Commands

Flow commands facilitate retry and flow control on the link and are not part of the transaction layer. They are generated at the link master to send information to the other end of the link when no other link traffic is occurring or when a link retry sequence is to be initiated. Flow commands are not forwarded from that point. Flow commands use the request packet header and tail layouts described in the Request Packets section, but are not considered requests, and do not have corresponding response commands. Flow commands are not subject to token flow control. The link master is allowed to send a flow command even if there are no tokens available.

**Table 30: Flow Commands**

Command Description	Symbol	CMD Bit						Packet Length in FLITs
		5	4	3	2	1	0	
Null	NULL	0	0	0	0	0	0	1
Retry pointer return	PRET	0	0	0	0	0	1	1
Token return	TRET	0	0	0	0	1	0	1
Init retry	IRTRY	0	0	0	0	1	1	1

### NULL Command

A NULL command field of all zeros, along with all zeros in the rest of the FLIT, define a NULL FLIT. NULL FLITs are driven on the link when there are no packets to be transmitted. (Null FLITs are also used during link initialization.) Note that a FLIT of all zeros will have a correct CRC. A poisoned version of the NULL FLIT is not supported.



## Hybrid Memory Cube – HMC Gen2 Transaction Layer

### RETRY POINTER RETURN (PRET) Command

This command is issued by the link master to return retry pointers when there is no other link traffic flowing at the time the pointer is to be returned. It is a single-FLIT packet with no data payload. PRET packets are not saved in the retry buffer, so their SEQ and FRP fields should be set to 0. Tokens should not be returned in these packets, so the RTC field should be set to 0.

### TOKEN RETURN (TRET) Command

This command is issued by the link master to return tokens when there is no other link traffic flowing at the time the token is to be returned. It is a single-FLIT packet with no data payload. Token return packets are saved in the retry buffer, so their SEQ and FRP fields are valid.

### INIT RETRY (IRTRY) Command

A programmable stream of INIT RETRY (IRTRY) command packets is issued by the link master when it is in the Retry\_Init state. This is a single-FLIT packet with no data payload. IRTRY command packets are not saved in the retry buffer, so their SEQ field should be set to 0. Tokens should not be returned in these packets, so the RTC field should also be set to 0 (see the LinkRetry\_Init State section).

## Valid Field Command Summary

**Table 31: Valid Field and Command Summary Table**

Symbol	Request		Response			Flow				Poisoned <sup>2</sup>
	READ	WRITE	READ	WRITE	ERROR	NULL	PRET	TRET	IRTRY	All
ADRS	V	V	N/A	N/A	N/A	0	0	0	0	NV
CMD	V	V	V	V	V	0	V	V	V	NV
CRC	V	V	V	V	V	0	V	V	V	V <sup>3</sup>
CUB	V	V	N/A	N/A	N/A	0	0	0	0	NV
DLN	V	V	V	V	V	0	V	V	V	V <sup>3</sup>
ERRSTAT	N/A	N/A	V	V	V	0	N/A	N/A	N/A	NV
FRP	V	V	V	V	V	0	0	V	V <sup>4</sup>	V
LNG	V	V	V	V	V	0	V	V	V	V <sup>3</sup>
RRP	V	V	V	V	V	0	V	V	V	V
RTC	V <sup>7</sup>	V <sup>7</sup>	V	V	V	0	0	V	0	V
SEQ	V	V	V	V	V	0	0	V	0	V
TAG	V	V <sup>5</sup>	V	V	V <sup>6</sup>	0	0	0	0	NV

- Notes:
1. V: Valid field  
NV: Invalid field – Do not use  
N/A: Not applicable, field doesn't exist  
0: Field must be 0
  2. A poisoned packet is defined by an inverted CRC.
  3. DLN and LNG are valid as long as they match each other.
  4. FRP[0] = Start Retry Flag  
FRP[1] = Clear Error Abort Flag



## Hybrid Memory Cube – HMC Gen2 Configuration and Status Registers

5. The TAG field is not used within POSTED WRITE requests, whereby the host can use any value for TAG, including zero.
6. TAG[2:0] = CUB[2:0] and TAG[8:3] = 0
7. If using response open loop mode, the value in the RTC field is "Don't Care."

### Transaction Layer Initialization

During link initialization, after the responder stops sending TS1 patterns on the link, the link layer is considered active. Both ends of the link are in the active state, sending NULL FLITs, as described in Step 11 in the Power-On and Initialization section. At this point, the HMC will continue internal initialization.

Transaction layer initialization continues with the following steps:

1. After internal initialization is complete, the responder will send one or more TRET packets that will transfer the number of its link input buffer tokens to the requester. Each TRET packet can transmit a count of 31 tokens, therefore there will be multiple TRETs required to transfer the entire number of tokens representing the link input buffer's available space.
2. Once the requester receives at least one TRET packet from the responder, the requester should transmit a series of TRET packets back to the responder carrying the tokens representing the available space in the requester's link input buffer. The HMC can support up to 1023 tokens from the host on each link.
3. After the TRET packets are transmitted from the requester to the responder, the requester can now start sending transaction packets. There is no required time frame when the transaction packets can start.

Within an HMC, all links that are configured as pass-thru links must complete their transaction layer initialization before the links configured as host links begin to send TRET packets upstream. This ensures that all links within a multi-cube topology are initialized once the link configured as a host link in source mode has finished its transaction layer initialization.

### Configuration and Status Registers

There are two methods supported for accessing the HMC configuration and status registers:

**Direct access:** This type of access uses the in-band MODE WRITE and MODE READ request commands or the sideband (JTAG/I<sup>2</sup>C) to directly read or write the configuration and status registers. See HMC Register Addendum for specific direct access configuration and status registers.


**Indirect access through the external data interface (ERI):** This type of access utilizes four external data registers and an external request register to indirectly access the HMC configuration and status registers. The external data and request registers are accessible through MODE WRITE and MODE READ requests or sideband (JTAG/I<sup>2</sup>C). Specific configuration and status registers accessible through the ERI are not contained within this specification, only the framework to enable this type of register access. See HMC Register Addendum for specific indirect access configuration and status registers. See the following figure for the steps required to access the configuration and status registers through the ERI.

For specific register functionality, including descriptions, addresses, and ERI sequences, see the HMC Register Addendum.



## Hybrid Memory Cube – HMC Gen2 Link Retry

**Figure 22: Configuration and Status Register Access Through ERI**



## Link Retry

Each link transmits data at a very high speed and requires a mechanism for correcting failures to increase system reliability and availability. Link retry is a fault-tolerant feature that recovers the link when link errors occur. Link packet integrity is insured with a CRC code that resides in the tail of every packet. It covers all bits in the packet, including the header, any data payload, and the tail. CRC is generated at the link master before the packet bits are serialized and transmitted, and is checked at the link slave after the packet bits are received and deserialized. A mismatch indicates that some of the data within the packet has changed since the original CRC code was generated at the transmitting end of the link. An additional check is provided using an incrementing sequence number included in every packet. If the CRC check is successful upon receipt of the packet, the link slave will verify that the sequence number has a +1 value compared to the last successful packet received.

The link master saves a copy of each packet transmitted across the link. Each packet is held until an acknowledge occurs indicating that the packets have been received without errors. This acknowledgment comes from a retry pointer (included in every trans-



## Hybrid Memory Cube – HMC Gen2 Link Retry


mitted packet); it is returned to the link master embedded in packets traveling in the opposite direction on that link.

If the link slave detects a packet error, it enters error abort mode. This results in the failed packet being poisoned or dropped and all subsequent packets being dropped. Error abort mode triggers the local link master to send a StartRetry flag back to the transmitting end using the other side of the link. The poisoned and dropped packets are then retransmitted by the link master during the retry sequence.

The following figure illustrates an example implementation of the link retry blocks on both ends of a link. The forward retry pointer (FRP) and return retry pointer (RRP) extract and embed blocks are color coded to show the path the retry pointer takes for each link direction.

The link is symmetrical and in the following discussions the requester can be either device A or device B. Similarly, the responder can be either device A or device B.

**Figure 23: Implementation Example of Link Retry Block Diagram**





## Retry Pointer Description

The retry pointer represents the packet's position in the retry buffer. The retry pointer transmitted with the packet points to the retry buffer location + 1 (to which the tail is being written). This is the starting address of the next packet to be transmitted.

There are two retry pointer versions:

- The FRP as it travels in the forward direction on the link
- The RRP, as the same retry pointer travels back on the other side of the link, completing the round trip and eventually getting back to the retry buffer control logic in the link master

The FRP is sent with every packet that is part of the normal packet flow (other than IRTRY packets and PRET packets described later). The retry buffer is addressed using FLIT addresses, and the retry pointer represents a FLIT position in the retry buffer. Even though a packet may be multiple FLITs, the retry pointer will always point to the header FLIT position of a packet.

There are two pointer fields in the tail of a packet:


- FRP field: This is the forward retry pointer as the packet is traveling in the forward direction on the link. The FRP field is ignored in PRET packets and is redefined to contain two retry control flags in IRTRY packets.
- RRP field: This is the return retry pointer embedded in any packet traveling in the return direction of the link. If the return direction has no normal packet traffic, when an FRP is extracted in the local link slave and sent to the link master, a PRET packet is then created in the link master and the FRP is loaded into the RRP field. The RRP is not associated with the packet in which it is embedded, other than to “ride along” to get back to the other end of the link. The link is symmetrical in both directions, so RRP are embedded in packet traffic moving in both directions. The RRP field of the packet is always valid, including IRTRY packets and PRET packets.



## Hybrid Memory Cube – HMC Gen2 Link Retry

### Link Master Retry Functions

**Figure 24: Implementation Example of a Retry Buffer**



In this implementation example, a retry buffer is used to save packets for potential re-transmission if a link error occurs. The retry buffer relies on a write pointer and read pointer to track the status of the FLITs stored within it. The write pointer is advanced with valid outgoing FLITs as determined by the packet stream traveling out of the link master. As FLITs are written into the retry buffer, they are considered to be pending FLITs, because they may need to be re-transmitted if an error occurs. They remain pending FLITs until the read pointer is advanced past them, indicating that one or more returned retry pointers were received, representing a successful packet transmission.

The read pointer in this example is used to read data from the retry buffer during a retry sequence. If no errors occur, retry pointers are returned (RRPs) and used to advance the read pointer. As RRP are received, the read pointer will rotate around the retry buffer address space, following the write pointer, and turn pending FLITs into retired FLITs.

Retired FLITs are unneeded residue FLITs that will eventually be overwritten by new pending FLITs as the write pointer advances and wraps around the retry buffer address space.

During a retry sequence, the read pointer is incremented until it equals the write pointer, indicating that all pending FLITs have been pulled out of the retry buffer and retransmitted across the link. All RRP received during this period are saved in a read pointer hold register until all pending FLITs have been read out of the retry buffer. At the end of the LinkRetry\_FLIT state (see LinkRetry\_FLIT State), as the retry control switches back to a flow of new packets, the latest value of the read pointer hold register is copied to the read pointer. This action may retire many of the pending FLITs. After the copy is made, any newly arrived RRP are used to advance the read pointer directly, thus retiring more FLITs.





## Hybrid Memory Cube – HMC Gen2 Link Retry

A threshold is implemented in this example to detect a near-full condition of the retry buffer. The near-full condition is detected by comparing the value of the write pointer to the read pointer. This threshold leaves enough room remaining in the retry buffer for the current packet in transmission to be completely saved in the retry buffer, without overflow, when the near-full detection occurs. At this point, the link master will stop the packet flow to the link.

### Forward Retry Pointer Generation

The link master generates the retry pointer and includes it in the FRP field in the tail of the packet being transmitted. The retry pointer is created by using the value where the tail FLIT of the packet is to be saved for potential retransmission, incrementing by +1, and loading it into the FRP field within the tail of the packet. This value points to the location where the header of the next packet to be transmitted will be saved. The first packet written into the HMC's retry buffer (a TRET packet during transaction layer initialization) will have an FRP value of 1. Until a link master receives a forward retry pointer from the local link slave, a value of zero will be embedded into the RRP field of outgoing packets. The FRP value must be included in the CRC generation, which is also loaded into the tail of the packet being transmitted. The FRP field is valid for all packets that are saved for potential retransmission. All packets that are transmitted other than IRTRY, NULL, and PRET packets are saved until the success of their transmission has been acknowledged. If the original packet stream on the link included NULL FLITs between some of the packets, those NULL FLITs are not saved for potential retransmission. However, during a retry sequence, as the retried packet sequence is transmitted, NULL FLITs may be transmitted between packets.

### Packet Sequence Number Generation

The link master generates a sequence number for every outgoing packet that is part of the normal packet flow and loads it into the SEQ field within the tail of the packet. The sequence number should be incremented by +1 for every normal packet. The sequence number should increment by +1 for every packet that is saved for retransmission. It will not be generated for PRET or IRTRY packets, as these are not saved for retransmission. Any packets replayed during a retry sequence already have their sequence number embedded and are re-sent without updating the SEQ field. After the last retried packet is transmitted, the sequence number generator should increment for the next new packet that follows the retried packet stream. This accommodates a sequence checking across a retry sequence, verifying that all packets are sequential before, during, and after the retry sequence. The sequence number register in the link slave should be set to zero upon a cold or warm reset. The first packet sent from the link master after a cold or warm reset should contain a sequence number of 1.

### Forward Retry Pointer Reception and Embedding

One link master function is to return retry pointers that represent packets traveling in the opposite direction on the other side of the link. The link master captures the FRP from the link slave and then embeds it in the RRP field in the tail of the current or next packet being transmitted. At that point it becomes the return retry pointer. Transmitted packets may consist of multiple FLITs that span multiple core cycles, so one or more new FRPs could be received from the local link slave before the previous one has been embedded. In this case, the latest FRP overwrites the previous one. The link master does not have to embed every retry pointer received from the link slave; only the latest one, which supersedes any previous pointer.



## Hybrid Memory Cube – HMC Gen2 Link Retry

If there is no forward traffic being transmitted by the link master when a retry pointer arrives from the link slave, the link master generates a single-FLIT retry pointer return (PRET) packet where it embeds the latest value of the retry pointer into the RRP field. The PRET packet generated for this purpose is not saved in the retry buffer.

If there are no FRPs being sent from the link slave to the link master, the last valid FRP value received from the link slave will be embedded in subsequent packets sent from the link master. However, in this case, no explicit PRET packets need to be generated if the last valid FRP value has been embedded in at least one packet.

The link master must always embed the current value of the retry pointer collection register into the RRP field of every nonNULL packet transmitted, including:

- Normal transactional packets from the link output buffer
- IRTRY packets transmitted during the StartRetry stream
- IRTRY packets transmitted during the LinkRetry sequence
- Pending packets transmitted during the LinkRetry\_FLIT state of the LinkRetry sequence. In this case, the old pointer values of the RRP field (previously transmitted) are overwritten by the latest pointer. The CRC must be recalculated for each packet due to the RRP change.

### Return Retry Pointer Reception

The link master not only receives the FRPs for packets traveling in the opposite direction from the local link slave, as described in the previous section, but also receives RRP from the local link slave. Receipt of an RRP completes the loop that the retry pointer travels and acts as an acknowledgment of the successful transmission of the associated packet.

### Link Master Sequences

The link master provides one of two different sequences, depending on where the link error occurs, that interrupts the normal packet flow being transmitted from the link master. When only one link error occurs (the most likely case), the local link master adjacent to the link slave that detected the error will execute the StartRetry sequence. The link master transmitting in the direction where the link error occurred will execute the LinkRetry sequence.

### StartRetry Sequence

When a link slave detects an error, it sets “Error Abort Mode,” which is monitored by the local link master. When this signal activates, it triggers the local link master to initiate its StartRetry sequence, which interrupts the normal transaction packet flow and transmits a programmable number of single-FLIT IRTRY packets. A packet currently being transmitted must be allowed to complete before starting the IRTRY stream. Within each of these IRTRY packets, the StartRetry flag is set with FRP[0] = 1. This stream of IRTRY packets must be contiguous, meaning each IRTRY FLIT must be followed by the next IRTRY FLIT without the insertion of any other types of FLITs/packets, including NULL FLITs, for the duration of the stream. The transmission of the IRTRY stream follows these rules:

- The link master should always embed the latest FRP it received into the RRP field of each IRTRY packet as it does for any outgoing packet.
- None of the IRTRY packets should be loaded into the Retry Buffer.



## Hybrid Memory Cube – HMC Gen2 Link Retry

The execution of the StartRetry sequence also starts a Retry Timer. This is used to monitor the success of the link retry. If the link retry is unsuccessful and Error Abort Mode does not clear, the retry timer will time-out which will initiate the execution of another StartRetry sequence. This will continue until the number of retry attempts equals the retry attempt limit specified in the link retry control register.

### StartRetry Sequence States

#### *StartRetry\_Begin State*

This state enables the completion of an in-flight packet transmission, after which the normal packet flow stops. The in-flight packet must also be saved for retransmission.

#### StartRetry\_Begin State Control

- Enter: When the link master detects the rising edge of the Error Abort Mode signal from the local link slave, OR when the retry timer expires and Error Abort Mode is set.
- Actions:
  1. Allow any packet currently being transmitted to complete.
  2. Stop normal packet flow and enter StartRetry\_Init state. This will force the packet stream to be queued-up in the link output FIFO.
- Exit: When the in-flight packet transmission is complete.

#### *StartRetry\_Init State*

In this state, the link master transmits a programmable number of single-FLIT IRTRY packets across the link. These packets are not saved for retransmission, thus their forward retry pointer and sequence number aren't used. Within each IRTRY packet, Bit 0 of the FRP field is redefined to hold the StartRetry flag, which signals the other end of the link to initiate its LinkRetry sequence. The link master also embeds the last FRP value it received in the RRP field of every IRTRY packet. This stream of IRTRY packets accomplishes the following:

- It signals to the link slave on the far end of the link that this end detected a link error.
- It provides the latest value of the retry pointer, embedded in the RRP field, to the other end of the link.

#### StartRetry\_Init State Control

- Set: When StartRetry\_Begin state clears
- Action: Start transmission of contiguous stream of IRTRY packets that include the StartRetry flag (FRP[0]=1). The number of packets is determined by the IRTRY packet transmit number field in the Link Retry Control Register. NULL FLITs must not be inserted between IRTRY packets.
- Clear: After the programmable number of IRTRY packets has been transmitted.

When the link master exits the StartRetry\_Init state, it reverts back to its normal packet stream that has been accumulating in its link output buffer.

### Retry Timer

The Retry Timer monitors the success of the current retry attempt by timing the assertion of the Error Abort mode signal from the local link slave.

The vast majority of link retries will be successful on the first retry attempt, in which case the Error Abort mode will clear out within the normal retry loop time, and the Retry Timer will not affect the delay of the overall retry operation. Given that the retry loop time is less than or equal to the retry buffer full period, the retry timer should be set to at least 3 times the retry buffer full period, as shown in the right most column of the



## Hybrid Memory Cube – HMC Gen2 Link Retry

Retry Pointer Loop Time table. This is to eliminate the possibility of issuing a second StartRetry before the first retry has a chance of completing during a multiple error case where both sides of the link may be executing a link retry sequence, before the first In-It\_Retry/StartRetry stream is allowed to be transmitted.

### *Retry Timer Algorithm*

If Error\_Abort\_Mode = 0

- Retry\_Timer = 0
- Retry\_attempts = 0
- Retry\_Timer\_expired = 0

Elseif Retry\_Timer = Retry Timeout Period AND retry\_attempts < retry\_attempt\_limit

- Retry\_Timer\_expired = 1
- Retry\_attempts = Retry\_attempts + 1
- Retry\_Timer = 0

Elseif retry\_attempts = retry\_attempt\_limit

- Set link\_retry\_failed

Else

- Retry\_Timer = Retry\_Timer + 1
- Retry\_Timer\_expired = 0

EndIF

## LinkRetry Sequence

If the link master receives a StartRetry pulse from the local link slave, it is an indication that the link slave on the other end of the link detected an error, and the link master should initiate its LinkRetry sequence. This sequence will suspend the flow of packets from the link output buffer and send the packets currently being saved for retransmission.

### LinkRetry Sequence States

The LinkRetry sequence includes three states: LinkRetry\_Begin, LinkRetry\_Init, and LinkRetry\_FLIT. The LinkRetry\_FLIT state may or may not be entered depending on if there are any packets to be retransmitted.

#### *LinkRetry\_Begin State*

This state enables the completion of an in-flight packet transmission, after which the normal packet flow stops. The in-flight packet must also be saved for retransmission.

#### LinkRetry\_Begin State Control

- Enter: When the link master receives a StartRetry pulse from the local link slave.
- Actions:
  1. Enable the packet currently in transmission to complete.
  2. Stop normal packet flow and enter next retry state.
- Exit: When the in-flight packet transmission is complete.

#### *LinkRetry\_Init State*

In this state, the link master transmits a programmable number of single-FLIT IRTRY packets across the link. Within each of these IRTRY packets, the ClearErrorAbort flag



## Hybrid Memory Cube – HMC Gen2 Link Retry

will be set (FRP[1]=1). These packets are not saved for retransmission, thus their Forward Retry Pointer and SEQ number are not used. The link master also embeds the last valid FRP it received from its local link slave in the RRP field of every IRTRY packet. The stream of IRTRY packets enables the following:

- The ClearErrorAbort flag enables the link slave section on the far end of the link to detect the link master is in the retry sequence.
- It provides a period of time for the link slave to detect a number of good IRTRY packets that establish confidence in the link.

### *LinkRetry\_FLIT State*

In this state, the link master transmits the packets currently being saved for retransmission. These packets have already been transmitted but have been aborted at the receive end of the link. If an error occurs in a packet that this link master had previously transmitted, this state will be entered. If an error occurs only during the transmission of a stream of continuous NULL FLITs and there is not any FLITs currently saved for retransmission, this state will not be entered.

If the link master is retransmitting packets in the LinkRetry\_FLIT state and it detects the assertion of the Error Abort mode signal, it can choose to either:

1. Finish the LinkRetry\_FLIT state and allow all packets to be retransmitted before sending a stream of IRTRY packets with the StartRetry flag set.
2. Pause the LinkRetry\_FLIT state and send a stream of IRTRY packets with the StartRetry flag set, and then revert back to the completion of the LinkRetry\_FLIT state.

The HMC implementation completes the LinkRetry\_FLIT state to empty the retry buffer, and then sends the stream of IRTRY packets.

### *LinkRetry\_FLIT State Control*

- Enter: When LinkRetry\_Init state clears AND there are packets currently saved for retransmission.
- Actions: Retransmit all saved packets across the link. All packets retransmitted must have the latest valid FRP value received from the local link slave embedded into their RRP field.
- Exit: When all packets saved for retransmission have been sent to the link.

### *LinkRetry Sequence Exit*

The link master exits the retry sequence from either the LinkRetry\_Init state or the LinkRetry\_FLIT state depending on whether there were packets saved for retransmission when the LinkRetry\_Init state was exited. The normal packet stream may now resume.

## Link Slave Retry Functions

The link slave section parses incoming packets, performs the CRC and sequence check for each packet, and if no error forwards the packets to the internal destination. The link slave also extracts the FRP and RRP fields from each good packet and forwards those to the local (adjacent) link master section. When a link error occurs, the link slave goes into error abort mode, which stops the forwarding of the incoming packets. It also stops the forwarding of FRP and RRP pointers to the local link master. The assertion of error abort mode causes the local link master to transmit a stream of IRTRY packets to signal to the other end to activate its link retry sequence. When a link retry is in progress, the link slave detects and counts two different types of IRTRY packets, including



## Hybrid Memory Cube – HMC Gen2 Link Retry

those with the StartRetry flag set (FRP[0]=1) and those with the ClearErrorAbort flag set (FRP[1]=1).

### Packet CRC/Sequence Check

As incoming packets flow through the link slave CRC is calculated from the header to the tail (inserting 0s into the CRC field) of every packet. As the tail passes through, the calculated CRC is compared to the incoming CRC included in the tail of the packet. A mismatch indicates that bits in the packet have changed since the CRC was originally generated at the link master. If the calculated CRC compares correctly, an additional packet check is provided by extracting the packet sequence number out of the tail and comparing it with the saved value of the sequence number from the last successful packet. The sequence number should always be incremented by + 1 for a correct transmission of packets across the link.

### FRP and RRP Extraction

If the incoming packet passes the CRC and sequence checks, and the link slave is not in error abort mode, the link slave extracts the values of the FRP and RRP fields and forwards them to the local link master section.

### Error Abort Mode

If an LNG, CRC, or sequence error occurs on an incoming packet, the link slave executes the following actions:

- The link slave sets the Error Abort mode.
- The link slave drops or poisons the packet that had the CRC or sequence error. Poisoning involves inverting the calculated CRC for the packet, so it will be dropped by a downstream receiver of the packet. This action is required because in the case of packets that may span multiple core cycles, the beginning of the packet may have been forwarded before the CRC check was performed at the tail, to minimize latency.
- During error abort mode, the link slave will drop (not forward) all subsequent packets following the packet that caused the error.
- During error abort mode the link slave normally does not extract values from the RRP, FRP, or RTC fields. There is one exception to this, which is described in the IRTRY Packet Operation section.
- Error Abort mode is cleared by monitoring the IRTRY packets as described in the IRTRY Packet Operation section.

### IRTRY Packet Operation

When the link slave receives an IRTRY packet, it performs a LNG check and CRC check similar to checking any other incoming packet. The SEQ check is inhibited for IRTRY packets because they are not retried if they have a failure. A stream of multiple IRTRY packets up to a programmable threshold must be received before an action is performed so that a data payload that looks like an IRTRY packet arriving after a link error occurred doesn't falsely trigger a retry action.

Each successfully received IRTRY packet will cause the link slave to increment one of two counters as described below. This occurs even if Error Abort mode is set. No IRTRY packets are forwarded beyond the link slave. If an IRTRY packet has a LNG error or CRC error, the link slave will set error abort mode if it is not already set.

The link slave decodes two types of IRTRY packets:





## Hybrid Memory Cube – HMC Gen2 Link Retry

1. **StartRetry:** IRTRY with FRP[0] = 1, indicating the StartRetry flag. In this case the link slave will increment the StartRetry counter for each StartRetry flag that it receives in a continuous stream of IRTRY packets. Once the counter reaches the threshold specified in the Init\_Retry Packet Receiver Number field of the link retry control register, the link slave will generate a StartRetry pulse that is sent to the local link master. Additional StartRetry flags may arrive after the threshold is met if the transmitting link master has its Init\_Retry Packet Transmit Number programmed to be greater than the threshold. These excess StartRetry flags should not affect the operation and should not cause a second StartRetry pulse. If a FLIT or packet other than an IRTRY is received, the link slave will clear the StartRetry counter, which should arm the counter to begin counting again if additional IRTRY packets with the StartRetry flag set arrive later. If the link slave detects a link error and sets Error Abort mode, it will also clear the StartRetry counter. When receiving IRTRY packets with the StartRetry flag, there are two cases of RRP extraction:
  - a. If error abort mode is not set, the link slave extracts an RRP out of every good packet that it receives, including all IRTRY packets with the StartRetry flag set. These RRP's are sent to the local link master.
  - b. When error abort mode is set, normally the link slave does not extract any retry pointers or tokens from incoming packets. There is one exception: If Error Abort mode is set and the link slave is receiving IRTRY packets with the StartRetry flag, this is a special case where a link error occurred on both sides of the link. The link slave will count the StartRetry flags, and when reaching the threshold it will extract the RRP from the IRTRY packet that caused the threshold to be reached. The link slave will send this RRP along with the StartRetry pulse to the local link master.
2. **ClearErrorAbort :** IRTRY with FRP[1] = 1, indicating the ClearErrorAbort flag. In this case the link slave will increment the ClearErrorAbort counter for each ClearErrorAbort flag that it receives in a continuous stream of IRTRY packets. Once the counter reaches the threshold specified in the Init\_Retry Packet Receiver Number field of the link retry control register, the link slave will clear error abort mode if it is currently set. It will also extract the RRP out of the IRTRY packet that reached the receiver number threshold and send the RRP to the local link master. Additional IRTRY packets with the ClearErrorAbort flag set may arrive after the threshold is met if the transmitting link master has its Init\_Retry Packet Transmit Number programmed to be greater than the threshold. Specific logical implementation may require more IRTRY packets with the ClearErrorAbort flag set to be transmitted than the link slave is expecting. These excess ClearErrorAbort flags will not affect the operation as long as Error Abort mode clears before a retried packet is received. The link slave should follow normal procedure and extract all RRP's after error abort mode clears and send them to the local link master. If a FLIT or packet other than an IRTRY is received, the link slave will clear the ClearErrorAbort counter, which should arm the counter to begin counting again if additional IRTRY packets with the ClearErrorAbort flag set arrive later. If the link slave detects a link error on any IRTRY packet with ClearErrorAbort flag set when error abort mode is clear, it should set error abort mode and also clear the ClearErrorAbort counter.

### Resumption of Normal Packet Stream after the Retry Sequence

At some point after the retry sequence, a normal packet (either a retried one or a new one) will be received by the link slave. The link slave operates normally on that packet, verifying the LNG, CRC, and sequence number fields and forwarding it on to its internal



## Hybrid Memory Cube – HMC Gen2 Link Retry

destination. Because the link slave captured a valid sequence number from the last good packet received before the retry sequence (no sequence numbers were extracted from the IRTRY packets), it will compare that sequence number with the first one received after the retry sequence. The sequence number should be incremented by 1 if the retry sequence was successful and the normal packet stream resumed correctly.

### Retry Pointer Loop Time

**Table 32: Retry Pointer Loop Time Implementation Example**

Link		Retry Buffer Full Period (ns)	HMC Delay (ns)	Host Allowable Delay (ns)	Recommended Retry Timer Value (ns)	Recommended Timeout Period Encode Value
Bit Rate	ps/FLIT					
10 Gb/s	800	153.6	26.5	127.1	> 450	4
12.5 Gb/s	640	163.8	25.9	138.0	> 500	4
15 Gb/s	533	136.4	22.3	114.2	> 400	4

The HMC protocol includes retry pointer space to support a retry buffer that can hold up to 256 FLITs. In order to maintain link performance, the maximum allowable retry pointer loop time must be less than the retry buffer full period shown in the table. The maximum retry pointer loop time could be allowed to be greater than the time it takes to fill the retry buffer, but the retry buffer full condition will then throttle the packet stream.

The result is that NULL FLITs will be sent between transaction packets, degrading the performance of the link. To avoid link throttling, the host's portion of the retry pointer loop delay must be less than the "Host Allowable Delay" shown in the table.

The following is an implementation example that highlights the steps involved to identify the total retry pointer loop time:

- The time it takes for a packet (and its FRP) to travel from a link master to a link slave, including:
  - Serialization time at the transmitting end of the link
  - Deserialization time at the receiving end of the link
- The time for the longest packet's tail to be received in the link slave, to the point of CRC check and FRP extraction
- The transfer of the extracted FRP from the link slave to the local link master
- Time to wait in the link master for just missing embedding the retry pointer into the RRP field of the previous packet and waiting for the next tail of the longest packet
- The time it takes for a packet with the embedded retry pointer to travel back to the source end of the link, including:
  - Serialization time at the transmitting end of the link
  - Deserialization time at the receiving end of the link
- Time for the longest packet's tail to be received in the link slave, to the point of CRC check and RRP extraction
- The transfer of the RRP from the link slave to the local link master (the original transmitter in the first step)





## Link Flow Control During Retry

When the normal packet stream is transmitted by the link master, it has already determined that the link slave has enough buffer space in its buffers to accept all FLITs of the transmitted packets, as controlled by the return token count protocol. If a link error occurs and the packet stream is aborted during error abort mode in the link slave, the reserved space in the receive buffers still exists, and therefore, when those packets are retransmitted across the link, there is no need for any additional flow control, except for the following clarification. At the receiver, the link slave may poison the packet that has errored, but it has already propagated it forward into the receive buffer. Because this takes up some FLIT locations, the return token count control logic must not return the tokens for a poisoned packet. That packet will be retransmitted, and when it is finally loaded into the receive buffer with good CRC and propagated further, the tokens will be returned. All subsequent packets (after the errored one) dropped in the link slave will not be forwarded into the receive buffer. As a result, the buffer space will be available for those packets as they are retransmitted.

A consequence of forwarding the poisoned packet and not returning tokens until the packet is retransmitted successfully is as follows: The poisoned packet could have been the last packet that caused the full condition at the receive buffer, and then the receive buffer could be temporarily stalled due to downstream flow control. If this were the case, the failed packet would be the only packet to be transmitted. When the packet was retransmitted, there would be no room for that packet in the receive buffer. An easy solution to this is to adjust the maximum tokens available for that receive buffer to 9 FLITs less than the actual buffer size. This accommodates an extra copy (the poisoned one) of the largest packet that could be retransmitted during a link retry.

## Example Implementation Link Error and Retry Sequence

For the following example, refer to Figure 23 (page 62).

The green link master, upper left, transmits packets across the link to the green link slave in the upper right. The blue link master, lower right, transmits packets across the link to the blue link slave in the lower left.

1. Successful green packets flowing from the green link master to the green link slave across the top of the diagram. Green packets have green FRPs and blue RRP embedded in them. Successful blue packets flowing from the blue link master to the blue link slave across the bottom of the diagram. Blue packets have blue FRPs and green RRP embedded in them.
2. An error occurs in the green packet stream across the top. The green link slave detects CRC error and sets error abort mode. The errored packet is poisoned and all following packets are dropped.
3. Flow of FRPs and RRP stops from the green link slave to the blue link master.
4. The blue link master receives the error abort mode signal from the green link slave, suspends its normal packet stream from its output FIFO, and inserts a stream of IRTRY packets each with the StartRetry flag set (FRP[0] = 1). The blue link master embeds the latest FRP it received from the green link slave (via its retry pointer collection register) into the RRP field of each IRTRY packet. The value embedded into the RRP field is the same as the FRP for the last good packet that was received at the green link slave before the link error occurred. After sending the stream of IRTRY packets, the blue link master resumes its normal packet stream from its output FIFO.



## Hybrid Memory Cube – HMC Gen2 Warm Reset

5. The blue link slave detects the IRTRY stream and counts the StartRetry flags. During this time it extracts the RRP and sends it to the green link master, which updates its retry buffer read pointer to point to the packet that had errored. When the IRTRY receive threshold is reached, the blue link slave sends a StartRetry pulse to the green link master.
6. The blue link slave continues to receive normal packets, forwarding them to its input FIFO, and extracts all RRP, FRPs, and RTCs.
7. The green link master receives the StartRetry pulse which starts its retry sequence and enters into its LinkRetry\_Begin state, finishes sending the current packet being transmitted from its output FIFO, then stops. That packet is the last packet that gets loaded into the retry buffer.
8. The green link master enters its LinkRetry\_Init state and transmits a stream of IRTRY packets, each with the ClearErrorAbort flag set (FRP[1]=1). During this time, the green link master is receiving valid FRPs from the blue link slave (via its retry pointer collection register), and it embeds those into the RRP field of every IRTRY packet.
9. The green link slave, currently in Error Abort mode, detects the stream of IRTRY packets and counts the ClearErrorAbort flags. When it reaches the IRTRY receive threshold, it clears Error Abort mode. At that time it will begin extracting the RRP from the IRTRY packet(s) and sends them to the blue link master.
10. The green link master enters its LinkRetry\_FLIT state and transmits the pending packets from its retry buffer until its read pointer equals its write pointer. It continues to embed the latest value of its retry pointer collection register into the RRP field of each of the pending packets being retransmitted. As the pending packet stream completes from the retry buffer, the green link master switches to new packets waiting in its output FIFO.
11. The green link slave receives the retried packet stream and resumes the sequence check (along with CRC check). The first retried packet received should have a sequence number +1 greater than the last successfully received packet before the link error occurred. All successfully received retried packets, followed by new packets, will be forwarded to the link input FIFO.

## Warm Reset


Warm reset is used to clear and restart the transaction layer without affecting the state of the link. The need for a reset event is signaled by a fatal error, in which case the HMC will communicate through an Error Response Packet with a Fatal ERRSTAT code (if possible) and by the assertion of the FERR\_N signal. Warm reset should not be performed prior to an INIT CONTINUE command. Warm reset will complete within 'INIT.

In order to ensure that the transaction layer restarts properly following a warm reset, link traffic must be quiesced such that all requests have received a response or 'QUI-ESCE has passed since the last request was issued. At that time, the host and HMC must be in the state described in step 12 of the Power-On and Initialization section. All used links remain in a trained active state and will send NULL FLITs during warm reset. The host must not issue any requests until normal transaction protocol has resumed.



## Hybrid Memory Cube – HMC Gen2 Retraining and Recovery

**Figure 25: Warm Reset Flow Chart**



## Retraining and Recovery

### Retraining a Link with High Error Rate


If link bit errors are occurring at a higher than desired rate, but at a low enough rate that retry sequences are successful, the bit error rate may be reduced by retraining the link. The host can monitor the frequency of link retry occurrences for links connected directly to the host as by simply counting the occurrence of a link error detected on its end of the link (host RX errors) or count the receipts of Error Responses (ERRSTAT= Link Retry in Progress) as sent by the connected HMC. In chaining configurations where a link is not connected directly to the host, the host can monitor receipts of Error Responses



## Hybrid Memory Cube – HMC Gen2 Retraining and Recovery

(ERRSTAT= Link Retry in Progress) that originate from the cube on either end of a link. The host can then initiate a retraining procedure when it determines the link error rate is above an acceptable threshold. The steps for retraining a device for these situations are outlined in Figure 26.

**Figure 26: Retraining Due to Link With High Error Rate**



Note: 1. All links must be configured with the Inhibit Link Down field of the Link Control register set to '0' in order to allow successful retraining.


### Host Recovery after Link Retry Fails

If an HMC reaches the retry limit as set in the Link Retry Register, a fatal error will occur and recovery is required. In order for a host to recover from this state, a retraining of the SerDes, warm reset, and reinitialization of the link are required. The specific flow and actions required are shown in Figure 27.



## Hybrid Memory Cube – HMC Gen2 Functional Characteristics

**Figure 27: Host Recovery after Link Retry Fails**



- Notes:
1. Host detection of link retry failure on link not directly connected to host will occur via an Error Response packet from a downstream HMC.
  2. All links must be configured with the Inhibit Link Down field of the Link Control register set to '0' in order to allow successful retraining.

## Functional Characteristics

### Packet Ordering and Data Consistency

There can be multiple packet-reordering points within the HMC, including the following implementation examples:

1. The output of each link slave input buffer could reorder packets arriving from one link that are destined for different vaults. This would prevent a busy vault from blocking the packet flow out of the receive buffer and enable the flow of packets across the link to continue.



## Hybrid Memory Cube – HMC Gen2 Functional Characteristics

- Each vault controller command queue could reorder packet execution to banks that are not busy, potentially optimizing the memory bus usage.

All reordering points within an HMC will maintain the order of a stream of request packets from a specific link to a specific bank within a vault. This ensures that a stream of writes and reads within a bank maintains its order of execution at the memory. Under these conditions, the order of read response packets returned to the requester will be maintained with respect to other read response packets in this stream. Additionally, the order of write response packets with respect to other write response packets within this stream will be maintained under these conditions. However, there is a possibility that the relationship between the order of write responses with respect to read responses may not be maintained.

If a host sends a write request packet to a given address, followed by a read request packet to the same address, the read will always return the newly written data.

Packet ordering performed by the HMC supports messaging or data-passing programming between two or more hosts with access to the same HMC. This common method of host-to-host messaging is known as producer-consumer programming, and proceeds as follows:

- Host 0 wants to pass a message/data to host 1. Host 0 writes memory location A (this could be multiple locations) with the message/data.
- Upon receiving all expected successful write responses for the write(s) to location A, host 0 sets a flag in memory location B indicating that the message/data is available in location A.
- Host 1 executes a loop, polling (that is, issuing read requests to) location B to observe the set flag.
- Upon detecting the set flag in the read response for location B, host 1 issues a read request to location A.
- Host 1 receives the read response for location A containing the newly-written data from host 0.

This scenario proceeds as defined if host 0 waits for the successful write response for the write to location A before issuing the write request packet to location B. The write response is generated at the vault controller after the write request is fully executed and is identified with the same tag as the write request. Locations A and B can be any memory locations. This scenario is not supported with the use of posted write requests.

### Data Access Performance Considerations

Due to the internal 32-byte granularity of the DRAM data bus within each vault in the HMC, inefficient utilization of this bus occurs when starting or ending on a 16-byte boundary rather than a 32-byte boundary. An extreme example of this would be the host issuing a series of 16-byte read requests. Each read request would fetch 32 bytes from the DRAM and return half of the data in the response packet, throwing away the other 16 bytes of data. For bandwidth optimization it is advantageous to issue requests with 32-byte granularity.

If the host issues a series of commands that access portions of the same data block (as defined by the maximum block size) rather than issuing one request accessing the entire data block, two performance disadvantages exist:

- The probability of bank conflicts will increase in the accessed vault.
- The multiple request and response packets have additional header/tail overhead on the link.



## Hybrid Memory Cube – HMC Gen2 Functional Characteristics

Because of this, it is desirable to perform commands with larger data sizes. In an example implementation, if a host has defined the maximum block size as 128-byte and instead of issuing a 128-byte request to a specific location, it issues four consecutive 32-byte requests to the same block location. The cube will send these four independent requests to the specific bank whereby it must open and close the row in the same bank four times, reducing bandwidth utilization and increasing latency as compared to the case in which a single 128-byte request is issued.

To maximize bandwidth utilization and reduce system latency the following should be taken into consideration:

1. Request data block sizes that are as large as possible, up to the configured maximum block size, that meet the requirements of the system.
2. Configure the maximum block size based upon the most frequently requested data size. If the most frequently requested data size does not equal any of the possible maximum block sizes (32B, 64B, or 128B), select the smallest block size that encompasses the most frequently requested data size. For example, if a system most often requires 48B data transfers, 64B should be chosen as the maximum block size.

### Vault ECC and Reference Error Detection

Memory READ and WRITE operations have a parity bit added to the command and address signals that are sent from each vault controller to the memory partitions and banks associated with each controller. If the bank receiving a request determines that there is a parity error, the reference is retried.

Data is protected in memory using ECC. The ECC should provide correction of a single-bit error as well as all data bits that are transmitted over a single, failed TSV between the memory and the logic base.

Memory locations are initialized with correct ECC data patterns before the host begins using the locations. This eliminates a write-before-read requirement to avoid SBEs and MUEs.

### Refresh

DRAM refresh is handled internally within the HMC by the vault controllers. As an example implementation, every vault controller could have a unique refresh rate for each of its bank groups (where a bank group is a set of banks within one memory die). An implementation may also choose to vary refresh rates dynamically, driven by conditions such as temperature and/or detected memory error rates.

### Scrubbing

Scrubbing is used inside the cube to mitigate soft failures in memory. Two categories of scrubbing are provided in each vault controller:

- **Demand scrubbing:** If a correctable error is detected in the read data of a read request, the data is corrected and returned to the host in the response packet. A scrubbing cycle is invoked that writes the corrected data back into the memory array.
- **Patrol scrubbing:** This form of scrubbing is performed by the cube refresh logic. If a correctable error is detected, a scrubbing cycle is invoked that writes the correct data back into the memory array.





## Hybrid Memory Cube – HMC Gen2 JTAG Interface

The scrubbing cycle writes the corrected data immediately after the correctable error is discovered on the read. This READ-UPDATE-WRITE operation is atomic, meaning that no other reference to the location will be possible between the read and the associated write. This is handled as a bank conflict within the vault controller command queue.

All scrubbing cycles can be programmed to execute a reread of the scrubbed memory location to determine whether the scrubbing operation was successful. If it is successful, a soft error is logged. If it is unsuccessful and another correctable error occurs during the reread, a hard error is assumed and it is logged. Correctable errors that are designated as hard errors enable the system to continue to run, but they also increase the probability that the occurrence of another soft or hard error within the 16-byte ECC word will turn the correctable situation into an uncorrectable one. To cover this case, the HMC provides in-field repair of the hard failures.

### Response Open Loop Mode

During normal transaction layer packet flow, return token counts (RTCs) are returned in both directions on each link. This controls the flow of request packets in one direction and response packets in the other direction. Response open loop mode can be configured on the upstream links that are connected to the host. This mode eliminates the requirement for the host to send tokens back to the cube, and results in two simplifications:

- The host link slave does not have to generate tokens when response packets are consumed.
- The host link master does not have to embed any RTCs into request packets being transmitted to the HMC device.

The response open loop mode will force the link master to send response packets to the host without the token requirements. (Other packet flow controls such as retry buffer full conditions and retry in progress will still suspend packet flow if necessary.)

### JTAG Interface

HMC incorporates a standard test access port (TAP) controller that operates in accordance with IEEE Standard 1149.1-2001. The input and output signals of the test access port use  $V_{DD}$  as a supply.

The JTAG test access port uses the TAP controller on the HMC, from which the instruction, bypass, ID, boundary scan, and CADATA registers can be selected. Each of these functions of the TAP controller is described in detail below.

The HMC includes boundary scan support that complies with the IEEE 1149.1 and 1149.6 standards. Boundary scan chain order is provided within BSDL files for each HMC configuration.

### Disabling the JTAG Interface

It is possible to operate HMC without using the JTAG interface. To disable the TAP controller, tie the test reset signal, TRST\_N, LOW. TCK, TDI, and TMS can all be considered “Don’t Care” when TRST\_N is LOW. TDO should be left unconnected. Upon power-up, the TAP controller will come up in a reset state; this will not interfere with the operation of the HMC device.





## Hybrid Memory Cube – HMC Gen2 JTAG Interface

### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to issue commands to the TAP controller and is sampled on the rising edge of TCK.

All of the states in the TAP Controller Block Diagram are entered through the serial input of the TMS pin. A 0 in the diagram represents a LOW on the TMS pin during the rising edge of TCK; a 1 represents a HIGH on TMS.

#### Test Reset (TRST\_N)

The TRST\_N input provides asynchronous initialization of the TAP controller. TRST\_N must be LOW during power-up and track the transition timing of the system reset signal, P\_RST\_N. To ensure deterministic operation of the test logic, TMS should be held HIGH while the signal applied at TRST\_N changes from LOW to HIGH.

#### Test Data-In (TDI)

The TDI pin is used to input test instructions and data into the registers serially and can be connected to the input of any registers. The register between TDI and TDO is selected by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the JTAG Operation – Loading Instruction Code and Shifting Out Data figure. TDI is connected to the most significant bit (MSB) of any register (see the TAP Controller Block Diagram).

#### Test Data-Out (TDO)

The TDO output pin is used to clock test instructions and data serially out of the registers. The TDO output driver is only active during the Shift-IR and Shift-DR TAP controller states. In all other states, the TDO pin is in a High-Z state. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see the TAP Controller Block Diagram).

### TAP Controller

The TAP controller is a finite state machine that uses the state of the TMS pin at the rising edge of TCK to navigate through its various operating modes. The TAP controller state diagram is provided in Figure 28 (page 83). Each state is described in detail below.

#### Test-Logic-Reset

The test-logic-reset controller state is entered when TMS is held HIGH for at least five consecutive rising edges of TCK. As long as TMS remains HIGH, the TAP controller remains in the test-logic-reset state. The test logic is inactive during this state.



## Hybrid Memory Cube – HMC Gen2 JTAG Interface

### Run-Test/Idle

The run-test/idle is a controller state in between scan operations. This state can be maintained by holding TMS LOW. From here, either the data register scan, or subsequently, the instruction register scan can be selected.

### Select-DR-Scan

Select-DR-scan is a temporary controller state. All test data registers retain their previous state while here.

### Capture-DR

The capture-DR state is where the data is parallel-loaded into the test data registers.

### Shift-DR

Data is shifted serially through the data register while in this state. As new data is input through the TDI pin, data is shifted out of the TDO pin.

### Exit1-DR, Pause-DR, and Exit2-DR

The purpose of exit1-DR is to provide a path for return to the run-test/idle state (through the update-DR state). The pause-DR state is entered when there is a need to suspend data shifting through the test registers. When shifting is to enable reconvene, the controller enters the exit2-DR state and can then re-enter the shift-DR state.

### Update-DR

Data is parallel loaded from the shift register to the parallel output register on the falling edge of TCK in the update-DR controller state.


### Instruction Register States

The instruction register states of the TAP controller are similar to the data register states. The desired instruction is shifted serially into the instruction register during the shift-IR state and is loaded during the update-IR state.




## Hybrid Memory Cube – HMC Gen2 JTAG Interface

**Figure 28: TAP Controller State Diagram**



**Figure 29: TAP Controller Block Diagram**



### Performing a TAP RESET

The TAP A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the HMC and can be performed during HMC operation.

The TAP controller is also reset when TRST\_N is driven LOW which ensures that TDO comes up in a High-Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins and enable data scanning into and out of the HMC test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.



## Hybrid Memory Cube – HMC Gen2 JTAG Interface

### Instruction Register

Eight-bit instructions can be loaded serially into the instruction register. This register is loaded during the update-IR state of the TAP controller. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the capture-IR state, the two LSBs are loaded with a binary 01 pattern to accommodate fault isolation of the board-level serial test data path.

### Bypass Register

To save time when shifting data serially through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO pins. This enables data shifting through the HMC with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the HMC and can be shifted out when the TAP controller is in the shift-DR state. The ID register has a vendor code and other device-specific information described in the JTAG Voltage and Timing Parameters table.

### Boundary Scan Register

The boundary-scan register is loaded with the contents of the I/O ring when the TAP controller is in the capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the shift-DR state.

The behavior of the boundary scan register is completely specified by the IEEE 1149.1 standard.

### CADATA Register

The CADATA is a 64-bit register used for configuration and status register access. This register is not defined by the IEEE 1149.1 standard.

**Table 33: CADATA Register**

Register Name	Sub-block	Description
CADATA	ADRS[63:32]	Stores the address for configuration and status register access.
	DATA[31:0]	1) Stores data to be written during configuration write operations. 2) Stores results of configuration read operations.

## TAP Instruction Set

### Overview

Many different instructions are possible with the 8-bit instruction register. All combinations used are listed in the Instruction Codes table. These instructions are described in detail below. The remaining instructions are reserved and must not be used.

The TAP controller used in this HMC is fully compliant with the 1149.1 convention.



## Hybrid Memory Cube – HMC Gen2 JTAG Interface

Instructions are loaded into the TAP controller during the shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through via the TDI and TDO pins. To execute the instruction after it is shifted into the controller, the TAP controller must be moved into the update-IR state.

### EXTEST

The EXTEST instruction enables circuitry external to the component package to be tested. Boundary-scan register cells at output balls are used to apply a test vector, while those at input balls capture test results.

### EXTEST\_PULSE & EXTEST\_TRAIN

The EXTEST\_PULSE and EXTEST\_TRAIN instructions provide an edge-detecting test mechanism for AC-coupled signals. The EXTEST\_PULSE instruction provides a pulse of data onto an AC signal whereby the pulse width is controlled by the time spent in the Run-Test/Idle TAP Controller state. This produces a single “wide” pulse with a variable and controllable period. The EXTEST\_TRAIN instruction provides a pulse train, the edges of which are generated by each falling edge of TCK while in the Run-Test/Idle TAP Controller state. DC pins behave according to the IEEE Std 1149.1 EXTEST instruction when either the EXTEST\_PULSE or EXTEST\_TRAIN instructions are selected.

### HIGH-Z

The High-Z instruction causes the bypass register to be connected between the TDI and TDO. This places all HMC outputs into a High-Z state.

### CLAMP

When the CLAMP instruction is loaded into the instruction register, the data driven by the output balls are determined from the values held in the boundary-scan register.

### SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the capture-DR state, a snapshot can be taken of the states of the component's input and output signals without interfering with the normal operation of the assembled board. The snapshot is taken on the rising edge of TCK and is captured in the boundary-scan register. The data can then be viewed by shifting through the components TDO output.

### IDCODE

The IDCODE instruction causes loading of a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and enables shifting the IDCODE out of the device when the TAP controller enters the shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a shift-DR state, the bypass register is placed between TDI and TDO.



## Hybrid Memory Cube – HMC Gen2 JTAG Interface

### CFG\_RDA

Selects the CADATA register so configuration and status register address and read data can be serially shifted between TDI and TDO pins. This instruction is not defined by the IEEE 1149.1 standard.

### CFG\_WRA


Selects the CADATA register so configuration and status register address and write data can be serially shifted between TDI and TDO pins. This instruction is not defined by the IEEE 1149.1 standard.

### Reserved for Future Use

The remaining instructions are not implemented but are reserved for future use. Do not use these instructions.

## JTAG Configuration Register Write and Status Register Read


**Figure 30: JTAG Configuration Register Write Flow Chart**





## Hybrid Memory Cube – HMC Gen2 JTAG Interface


**Figure 31: JTAG Status Register Read Flow Chart**






## Hybrid Memory Cube – HMC Gen2 JTAG Interface

**Figure 32: JTAG Operation – Loading Instruction Code and Shifting Out Data**



**Figure 33: TAP Timing**







## Hybrid Memory Cube – HMC Gen2 JTAG Interface

**Table 34: Identification Register Definitions**

Instruction Field	All Devices	Description
Revision number (31:28)	0x0 or 0x2	0x0 indicates Revision 1 HMC device, 0x2 indicates revision 2 HMC device
Device ID (27:12)	0x0008	Identification of HMC
Micron JEDEC ID code (11:1)	00000101100	Enables unique identification of HMC vendors
ID register presence indicator (0)	1	Indicates the presence of an ID register

**Table 35: Scan Register Sizes**

Register Name	Bit Size
Instruction	8
Bypass	1
Device ID	32
Boundary scan	Dependent on number of links
CADATA	64

**Table 36: Instruction Codes**

Instruction	Code	Active Register	Description
SAMPLE/PRELOAD	0x01	Boundary scan	1149.1 SAMPLE/PRELOAD instruction
IDCODE	0x02	Device ID	1149.1 IDCODE instruction
CLAMP	0x04	Boundary scan	1149.1 CLAMP instruction
HIGHZ	0x08	Boundary scan	1149.1 HIGHZ instruction
EXTEST	0x09	Boundary scan	1149.1 EXTEST instruction
EXTEST_PULSE	0x0A	Boundary scan	1149.6 EXTEST_PULSE instruction
EXTEST_TRAIN	0x0B	Boundary scan	1149.6 EXTEST_TRAIN instruction
CFG_RDA	0x2C	CADATA	Allows configuration and status register to be read
CFG_WRA	0x2D	CADATA	Allows configuration and status register to be written
BYPASS	0xFF	BYPASS	1149.1 BYPASS instruction




## Hybrid Memory Cube – HMC Gen2 I<sup>2</sup>C Interface

### I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is provided as a sideband interface to program, monitor, and access various modes within the HMC. The I<sup>2</sup>C bus complies with the UM-10204 I<sup>2</sup>C bus specification and includes the following attributes:

1. Operates with  $V_{DDK}$  supply (1.5V nominal) with either an open-drain or open-collector output stage. See I<sup>2</sup>C Parameters table for full specifications.
2. Uses 7-bit slave addressing.
3. Offers FTDI I<sup>2</sup>C compatibility.
4. Complies with the standard-mode (100 Kb/s) and fast-mode (400 Kb/s) electrical and timing parameters found in the UM-10204 I<sup>2</sup>C bus specification.

**Figure 34: I<sup>2</sup>C Packet Protocol Key**





## Hybrid Memory Cube – HMC Gen2 I<sup>2</sup>C Interface

**Figure 35: Configuration Register WRITE and READ Commands**

CFG Write

1	7	1	1	8	1	8	1	8	1	8	1	...
S	Slave address	Wr	A	CFG address 1	A	CFG address 2	A	CFG address 3	A	CFG address 4	A	...
0010	CUB[2:0] <sup>1</sup>	0	0	[31:24]	0	[23:16]	0	[15:8]	0	[7:0]	0	
8	1	8	1	8	1	8	1	1				
Data 1	A	Data 2	A	Data 3	A	Data 4	A	P				
[31:24]	0	[23:16]	0	[15:8]	0	[7:0]	0					

CFG Read

1	7	1	1	8	1	8	1	8	1	8	1	...
S	Slave address	Wr	A	CFG address 1	A	CFG address 2	A	CFG address 3	A	CFG address 4	A	...
0010	CUB[2:0] <sup>1</sup>	0	0	[31:24]	0	[23:16]	0	[15:8]	0	[7:0]	0	
1	7	1	1	8	1	8	1	8	1	8	1	1
Sr	Slave address	Rd	A	Data 1	A	Data 2	A	Data 3	A	Data 4	A	P
0010	CUB[2:0] <sup>1</sup>	1	0	[31:24]	0	[23:16]	0	[15:8]	0	[7:0]	0	



## Hybrid Memory Cube – HMC Gen2 HMC Gen2 Electrical Specifications

### HMC Gen2 Electrical Specifications

#### Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 37: Absolute Maximum Ratings**

Description	Parameter	Minimum	Maximum	Unit	Notes
Storage temperature	$T_{STG}$	-40	140	°C	1
DRAM operating temp	$T_J$	0	105	°C	2
Logic operating temp	$T_J$	0	110	°C	2
Logic core source	$V_{DD}$	-0.4	1.15	V	
PLL sources	$V_{DDPLLA}[3:0]$ , $V_{DDPLLB}[3:0]$ , $V_{DDPLLR}$	-0.5	1.4	V	
Link termination sources	$V_{TT}$ , $V_{TR}$	-0.5	1.5	V	
DRAM source	$V_{DDM}$	-0.4	1.7	V	
DRAM wordline boost source	$V_{CCP}$	$V_{DDM}$	2.75	V	3
JTAG, NVM, I <sup>2</sup> C source	$V_{DDK}$	-0.4	1.95	V	
Link input signal pin voltage (LxRXP, LxRXN)	Link input signal pin voltage (LxRXP, LxRXN)	More positive of -0.1V or $V_{TR}$ - 1.1V	$V_{TR} + 0.3V$	V	
Link output signal pin voltage (LxTXP, LxTXN)	Link output signal pin voltage (LxTXP, LxTXN)	More positive of -0.1V or $V_{TT}$ - 1.1V	$V_{TT}$	V	

- Notes:
1. HMC case temperature, nonoperating (no supply voltages applied).
  2. No excursions (short term or otherwise) above these values are allowed for any reason.
  3.  $V_{CCP}$  level must never drop below  $V_{DDM}$ , including during power-up/down or power failure events.

**Table 38: Maximum Current Conditions**

Conditions: 105°C  $T_{J\_dram}$ , 110°C  $T_{J\_logic}$ , maximum voltage for each supply

Condition	Power Supply								Unit
	$V_{DD}$	$V_{DDPLLA} + V_{DDPLLB}$	$V_{DDPLLR}$	$V_{TT}$	$V_{TR}$	$V_{DM}$	$V_{CCP}$	$V_{DDK}$	
PLL configuration and lock – During P_RST_N until completion of $t_{INIT}$	8	2.60	0.1	2.14	3.60	0.57	0.20	0.04	A
Self refresh – All links in down mode	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	A

- Note:
1. To generate current estimates for active use cases, refer to the HMC System Power Calculator available on Micron's web site.



## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

### DC Operating Conditions

The limits specified in the following table include both DC and AC components. Specifications within the table represent limits that must be met at the HMC package balls. Refer to Technical Note TN-43-04: Short-Reach Hybrid Memory Cube PDN Requirements for details regarding power distribution networks and filtering requirements.

**Table 39: DC Electrical Characteristics**

Description	Parameter	Minimum (V)	Nominal (V)	Maximum (V)	Notes
Ground	$V_{SS}$	0	0	0	
Logic core source	$V_{DD}$	0.873	0.9	0.927	
Link TX termination source	$V_{TT}$	1.14	1.2	1.26	1
Link RX termination source	$V_{TR}$	1.14	1.2	1.26	1
Link PLLA source	$V_{DDPLLA[3:0]}$	1.14	1.2	1.26	1
Link PLLB source	$V_{DDPLLB[3:0]}$	1.14	1.2	1.26	1
Intermediate frequency PLL source	$V_{DDPLL R}$	1.14	1.2	1.26	1
DRAM source	$V_{DDM}$	1.14	1.2	1.26	
DRAM wordline boost source	$V_{CCP}$	2.375	2.5	2.625	2
JTAG, NVM, I <sup>2</sup> C source	$V_{DDK}$	1.45	1.5	1.7	

- Notes:
1. In addition to restricting the overall voltage to the specified range, the AC noise amplitude must be less than 50mV peak-to-peak.
  2.  $V_{CCP}$  level must never drop below  $V_{DDM}$ , including during power-up/down or power failure events.

## HMC-15G-SR Physical Link Specifications

### Physical Link Electrical Interface

The HMC transmitter and receiver circuits are designed to allow for flexible integration with the host. Various supported configurations are shown in Termination Configurations below. Both the HMC RX and TX circuits are meant to be connected to their respective host lanes through the use of 100Ω differential line impedance. The SR PHY supports channels consistent with existing standards (OIF CEI-11-SR, INCITS FC-PI-5, IEEE nAUI).

#### Termination Configurations

The impedance values shown are nominal. Host transmitter and receiver termination and signaling parameters may differ from those of the HMC as long as the HMC receiver parameters are still met as per the TX Signaling Parameters and RX Signaling Parameters tables.

The HMC receivers are internally AC-coupled, thereby removing the need for external AC coupling capacitors in the channel. However, as is illustrated in the configuration in Figure 40 (page 98), the HMC receiver can support channels that have external AC coupling present. The PHY Configuration ERI must be set appropriately, based upon the use of external AC or DC Coupling; see the HMC Register Addendum for further details. Baseline wander compensation circuitry within the receiver protects against the effects of long DC run lengths. The HMC has been designed to minimize the probability




## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

of long DC run lengths with its scrambling circuitry. The host transmitter must meet the requirements found in the Lane Run Length Limitation section. Additional run length limit circuitry to avoid run lengths of longer than 85UI at the HMC transmitter output is also available (See Lane Run Length Limitation). Specific host AC coupled receiver encoding requirements beyond this, such as 64b/66b encoding or 8b/10b encoding, are not supported.

It is strongly recommended that the HMC transmitter to host receiver path have AC coupling capacitors, either internal or external to the host receiver. If AC coupling is not used, the specific conditions outlined in the examples below must be adhered to.

**Figure 36: HMC TX Driving Host RX - Example #1**




Note: 1. Implementation of Figure 36 (page 94) option #2 requires that the junction temperature of the HMC logic die be restricted to a maximum of 100°C.



## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications


**Figure 37: HMC TX Driving Host RX - Example #2**





## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

**Figure 38: HMC TX Driving Host RX with External AC Coupling Present**








## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

**Figure 39: Host TX Driving HMC RX Without External AC Coupling**




Note: 1. TX output impedance is  $50\Omega$  nominal (not shown).



## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

**Figure 40: Host TX Driving HMC RX With External AC Coupling**



Note: 1. TX output impedance is 50Ω nominal (not shown).

### Equalization Schemes

The HMC uses equalization schemes on both its transmitter and receiver to mitigate signal integrity issues that arise from media losses, crosstalk, and intersymbol interference.

The HMC transmitter implements feed forward equalization (FFE) using a programmable three-tap, baud-spaced finite impulse response (FIR) driver with the following equation:  $H(Z) = K_0z^{+1} + K_1z^0 + K_2z^{-1}$

The driver amplitude  $K_1$  is fixed at 1000 mV to achieve the lowest current consumption. The relative weights of  $K_0$  to  $K_2$  are user-configurable to create a wide variety of transmitter FIR pulse shaping filters.


The receiver provides a powerful combination of an automatic gain control (AGC) amplifier with dynamic peaking control (DPC) plus a baud-spaced decision feedback equalizer (DFE) circuit that complements the transmitter equalization capability. The adaptation circuit examines the incoming serial stream and dynamically adjusts to maximize the internal eye opening.

Using the equalization capabilities of the high-speed SerDes cores, channel losses up to 12dB at the fundamental frequency are readily overcome and a BER <1E-12 can be achieved provided a fully compatible SerDes is used by the host. Lower BER may be achieved upon careful signal integrity analysis.



## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

**Figure 41: Digital Waveform With Pre-Tap (K0) and Post-Tap (K2)**



### Link Bit Rate

The HMC link interface is synchronous on both the upstream and downstream lanes. It is not plesiochronous, therefore the source for REFCLK must be the same for both ends of the link. The choices for link bit rate are shown in the table below. Any fixed skew is allowable between the reference clock at the host and HMC. Any variation below approximately 20 MHz is indistinguishable from sinusoidal jitter, and will be subtracted from the amount allowed in Figure 42 (page 103).

**Table 40: Synchronous Link Bit Rate Specifications**

Parameter	Symbol	Test Conditions/Comments	Min	Typical	Max	Unit	Notes
Bit rate	BR10	$f_{REFCLK} = 125.00 \text{ MHz}$	10.00	–	10.00	Gbps	1
Bit rate	BR12.5	$f_{REFCLK} = 125.00 \text{ MHz}$	12.50	–	12.50	Gbps	1
Bit rate	BR15	$f_{REFCLK} = 125.00 \text{ MHz}$	15.00	–	15.00	Gbps	1
Bit rate range	BRR		0	–	0	ppm	2

- Notes:
1. The link interface is synchronous. In this table, the bit rate is exactly 80, 100, or 120 times the reference clock frequency. See the Reference Clock Parameters table for alternative reference clock frequencies, as any of the three supported REFCLK frequencies can be used for any of the three supported bit rates.
  2. Satisfying the 0 ppm BRR parameter requires that the reference clock be common at both ends of the link; between host and HMC or between two HMCs if chained. This does not refer to the reference clock frequency tolerance parameter specified in the Reference Clock Parameters table.

### High-Speed Signaling Parameters

All parameters within Table 41 and Table 42 represent those of the HMC. Host transmitter and receiver termination and signaling parameters may differ from those of the HMC as long as the parameters within the tables are still met for the HMC.



## Hybrid Memory Cube – HMC Gen2

### HMC-15G-SR Physical Link Specifications

**Table 41: TX Signaling Parameters**

Parameter	Symbol	Test Conditions/Comments	Min	Typical	Max	Unit	Notes
Link supply TX termination voltage	$V_{TT}$	1.2V $\pm$ 0.06V	1.14	1.2	1.26	V	
Differential peak-to-peak output voltage	$V_{DIFF\_TX}$	$V_{DIFF\_TX} = 2 \times  V_{TX\_P} - V_{TX\_N} $ Measured with slow square wave (64 zeros followed by 64 ones) with ideal 100 $\Omega$ floating differential termination	860mV	–	$1.1 \times V_{TT}$	mV <sub>pp</sub>	
Single-ended voltage (with respect to $V_{SS}$ ) on $V_{TX\_P}$ , $V_{TX\_N}$	$V_{TX\_SE}$	Active mode	$0.2 \times V_{TT}$	–	$0.8 \times V_{TT}$	mV	
Down or sleep mode output voltage	$V_{TX\_PD}$		–	High-Z	–	mV	1
DC common mode output voltage	$V_{TX\_CM}$	$V_{TX\_CM} = DC(avg)$ of $ V_{TX\_P} + V_{TX\_N} $	–	See Note 4	–	mV	2
AC common mode noise	$V_{TX\_CM\_NZ}$ SQUARE WAVE	1000mV differential peak-to-peak slow square wave output amplitude	–	–	50	mV <sub>pp</sub>	
	$V_{TX\_CM\_NZ}$ PRBS	PRBS data pattern	–	–	15	mV <sub>PRMS</sub>	
Short circuit current	$I_{SHORT\_TX}$	Output pins shorted to GND or each other	–50	–	50	mA	
Differential TX output rise/fall time	$t_{TX\_RISE}$ , $t_{TX\_FALL}$	Measured from 20% to 80% into ideal 100 $\Omega$ load	18	–		ps	
Differential transmitter resistance	$R_{OD}$		80	100	120	$\Omega$	3
Single-ended transmitter resistance mismatch	$R_{OSE}$		40	50	60	$\Omega$	3
Single-ended transmitter termination mismatch	$R_{TX\_DELTA\_AC}$	AC-coupled or DC-coupled ( $V_{HRX} = V_{TT}/2 \pm 50mV$ ); Measured within a differential pair	–	–	5	%	
	$R_{TX\_DELTA\_DC}$	DC-coupled ( $V_{TT} - 200mV < V_{HRX} < V_{TT} - 100mV$ ); Measured within a differential pair	–	–	25	%	4, 5



## Hybrid Memory Cube – HMC Gen2

### HMC-15G-SR Physical Link Specifications

**Table 41: TX Signaling Parameters (Continued)**

Parameter	Symbol	Test Conditions/Comments	Min	Typical	Max	Unit	Notes
Output return loss – Relative to 100Ω differential system	R <sub>LTX-DIFF</sub>	50 MHz – 2.8 GHz	–	–	–12	dB	
		2.8 GHz – 4.25 GHz	–	–	–8.15 + 13.3 × log (f/5.5 GHz)	dB	
		4.25 GHz – 7.5 GHz	–	–	–10	dB	
		7.5 GHz – 15 GHz	–	–	–10 + 1.21 × (f – 15 GHz)	dB	
		15 GHz – 16.5 GHz	–	–	–10 + 1.21 × (f – 15 GHz)	dB	
Common mode return loss – Relative to ideal 25Ω impedance	R <sub>LTX-CM</sub>	50 MHz to 16.5 GHz	–	–	–6	dB	
Jitter generation, 15.0 Gb/s Jitter measurement bandwidth is F(bits/sec)/1667	DJ <sub>TX</sub>	Measured at output ball	–	–	0.15	UI	
	DCD <sub>TX</sub>	Measured at output ball; Considered part of and included within DJTX	–	–	5	%UI	
	RJ <sub>TX</sub>	1E-12 BER (peak-to-peak jitter)	–	–	0.12	UI	
	TJ <sub>TX</sub>	1E-12 BER	–	–	0.27	UI	
Output differential skew	t <sub>TXSKEW_diff</sub>		–	–	7	ps	
Lane-to-lane output skew at TX	L <sub>TX-SKEW</sub>		–	–	200	ps	6

- Notes:
1. The TX goes into a High-Z state and the output will float HIGH or LOW, depending upon the termination. The TX output will nominally pull to V<sub>TT</sub>/2 if external AC coupling is used (see Figure 38 (page 96)). The TX output voltage in all other cases will depend on the host receiver termination.
  2. TX output common-mode voltage in a DC-coupled link is dependent on the type of termination used at the receiver. See Termination Configurations for supported termination topologies.
  3. Refers to the resistive portion of the termination.
  4. TX performance may degrade in DC-coupled mode. In the presence of poor RX common-mode return loss the AC common-mode noise can increase by 2x. The actual RX termination voltage will impact the single ended output resistance matching.
  5. Impedance calibration does not compensate for this behavior.
  6. Measured at the crossing point of each differential pair.



## Hybrid Memory Cube – HMC Gen2

### HMC-15G-SR Physical Link Specifications

**Table 42: RX Signaling Parameters**

Parameter	Symbol	Test Conditions/Comments	Min	Typical	Max	Unit	Notes
Link supply RX termination voltage	$V_{TR}$	1.2V $\pm$ 0.06V	1.14	1.2	1.26	V	
Differential peak-to-peak input voltage	$V_{DIFF\_RX}$	$V_{DIFF\_RX} = 2 \times  V_{RX\_P} - V_{RX\_N} $ Measured with reference load	100	–	1400	mV	1
Single-ended voltage (with respect to $V_{SS}$ ) on D+, D-	$V_{RX\_SE}$	$V_{TR} = 1.2V$	0	–	$V_{TR} + 300$	mV	
Common mode of the input voltage	$V_{RX\_CM}$	$V_{RX\_CM} = DC(ave)$ of $ V_{RX\_P} + V_{RX\_N} $	300	–	$V_{TR}$	mV	
Short circuit current, RX off	$I_{SHORT\_RX\_OFF}$		–100	–	100	mA	2
Short circuit current, RX on	$I_{SHORT\_RX\_ON}$		–100	–	100	mA	2
Differential input resistance	$R_{ID}$		80	100	120	$\Omega$	
	$R_{ISE}$		40	50	60	$\Omega$	
Single-ended transmitter resistance	$R_{RX\_DELTA}$		–	–	5	%	
Differential input loss - Relative to 100 $\Omega$ differential system	$RL_{RX\_DIFF}$	FB/1667 to (3/4)FB	–8	–	–	dB	3
		(3/4)FB to FB	$-8 + 16.6 \times \log(f / (0.75 \times FB))$	–	–	dB	3
Common mode return loss - relative to ideal 25 $\Omega$	$RL_{RX\_CM}$	Measured over FB/1667 to 3/4FB	–6	–	–	dB	3
Jitter tolerance	$DJ_{RX}$	Comprised of ISI, DCD, reflections, and crosstalk (does not include SJ)	–	–	0.42	UI	4
	$SJ_{RX}$	Sinusoidal, high frequency ( $f > f_2$ )	0.1	–	–	UI	4, 5, 7
		Sinusoidal, low frequency ( $f < f_1$ )	8	–	–		
	$TJ_{RX}$	Total	–	–	0.65	UI	4
Input differential skew	$R_{XSKEW\_diff}$		–	–	25	ps	
Lane-to-lane skew at RX	$L_{RX\_SKEW}$	Lane-to-lane skew at a receiver that must be tolerated	–	–	16	UI	6, 7


- Notes:
1. The  $V_{DIFF\_RX\_min}$  is an estimate which will be revised after the benefit of the RX DFE has been fully assessed.  $V_{DIFF\_RX\_max}$  value is based on a low frequency data pattern (16 ones followed by 16 zeros).
  2. The receiver input absolute maximum voltage ratings in the Absolute Maximum Ratings table cannot be exceeded for extended periods of time without affecting device reliability.
  3. Half-baud frequency, FB, specified in GHz.



## Hybrid Memory Cube – HMC Gen2 HMC-15G-SR Physical Link Specifications

4. The RX decision feedback equalization (DFE) can effectively open a “closed” eye signal at its inputs, to achieve BER of 1E-12 or better. These jitter tolerance specifications correspond to the minimum capability of the RX when DFE is disabled for debug purposes. Assessment of DFE capabilities and BER for a given host TX and channel model can be performed using IBIS-AMI receiver models.
5. See Figure 42 (page 103).
6. Lane-to-lane skew contributes directly to memory latency, so minimizing skew between RX lanes is recommended.
7. Any reduction in  $SJ_{RX}$  below the maximum allowed can be added directly to the lane-to-lane skew budget. In other words,  $LRX\_skew + SJ_{RX} = 24UI$ , yet  $SJ_{RX}$  must not exceed 8UI.

**Figure 42: Receiver Sinusoidal Jitter Tolerance**





## Hybrid Memory Cube – HMC Gen2 Non High-Speed Link Parameters

### Non High-Speed Link Parameters

The parameters in this section are for the I/O and timing aspects of the HMC device that are not covered in HMC-15G-SR Physical Link Specifications. Micron recommends running a simulation to analyze and validate your system's signal integrity for the non high-speed link I/O. Simulations can be done using the HMC IBIS model available on <http://www.micron.com>.

**Table 43: Initialization and Bootstrap Parameters**

Description	Symbol	Min	Typ	Max	Unit	Notes
Power supply ramp time	$t_{DD}$	–	–	200	ms	
Power supply slew rate	$V_{DVDT}$	–	–	10	V/ms	
Assertion time for P_RST_N	$t_{RST}$	20	–	–	ns	
P_RST_N slew rate	$V_{RSTDVDT}$	0.1	–	–	V/ns	
P_RST_N input LOW voltage	$V_{IL\_P\_RST\_N}$	$V_{SS} - 0.4V$	$V_{SS}$	$V_{SS} + 0.5V$	V	
P_RST_N input HIGH voltage	$V_{IH\_P\_RST\_N}$	$V_{DDK} - 0.5V$	$V_{DDK}$	$V_{DDK} + 0.2V$	V	
PLL and register configuration time	$t_{INIT}$	–	–	40	ms	
INIT continue ERI completion time	$t_{INITCONTINUE}$	TBD	–	TBD	ms	1, 2
INIT continue to valid output (PRBS)	$t_{PRBS}$	–	14	20	ms	
Link receiver-phase acquisition	$t_{RESP1}$	–	5	7	ms	3
FLIT synchronization time	$t_{RESP2}$	–	–	1	μs	
NULL synchronization time	$t_{RESP3}$	10	50	200	ns	
REFCLKSEL input LOW voltage	$V_{IL\_REFCLKSEL}$	$V_{SS} - 0.4V$	$V_{SS}$	$V_{SS} + 0.5V$	V	
REFCLKSEL input HIGH voltage	$V_{IH\_REFCLKSEL}$	$V_{DDK} - 0.5V$	$V_{DDK}$	$V_{DDK} + 0.2V$	V	

- Notes:
- $t_{INITCONTINUE}$  represents the range of time that the INIT continue ERI function may take to complete. All aspects of link training on all active links must be completed before the INIT continue ERI completes, and therefore the minimum time should be used as the upper bound for link training time between the host and HMC. If a violation occurs, a link critical error status will be returned upon completion of INIT continue ERI.
  - Beginning with firmware revision 0.9B,  $t_{INITCONTINUE}$  can be extended in order to wait for link training to complete prior to timing out and returning a link critical error status.
  - Link receiver phase acquisition times vary based upon the time needed to acquire DFE synchronization. Better signal integrity on the lanes will reduce synchronization time.

**Table 44: Link Power Management Parameters**

Parameter Description	Symbol	Min	Max	Unit	Comments
<b>Voltage Parameters</b>					
LxRXPS input LOW voltage	$V_{IL\_RXPS}$	–	$V_{SS} + 0.5V$	V	$V_{SS}$ measured at HMC package ball
LxRXPS input HIGH voltage	$V_{IH\_RXPS}$	$V_{DDK} - 0.5V$	–	V	$V_{DDK}$ measured at HMC package ball
LxTXPS output LOW voltage	$V_{OL\_TXPS}$	–	$V_{SS} + 0.1V$	V	$I_{OL} = 1mA$
LxTXPS output HIGH voltage	$V_{OH\_TXPS}$	$V_{DDK} - 0.1V$	–	V	$I_{OH} = 1mA$
LxTXPS output impedance		20	60	Ω	
<b>Timing Parameters</b>					
LxRXPS slew rate	$V_{RXPSDVDT}$	0.1	–	V/ns	





## Hybrid Memory Cube – HMC Gen2 Non High-Speed Link Parameters

**Table 44: Link Power Management Parameters (Continued)**

Parameter Description	Symbol	Min	Max	Unit	Comments
LxTXPS rise time with 2pF load	$t_{RISE\_2pF\_TXPS}$	120	540	ps	
LxTXPS rise time with 5pF load	$t_{RISE\_5pF\_TXPS}$	250	750	ps	
LxTXPS rise time with 10pF load	$t_{RISE\_10pF\_TXPS}$	530	1200	ps	
Power state transition timing	$t_{PST}$	–	80	ns	Delay from the transition of a single link's LxRXPS signal to the transition of the corresponding LxTXPS signal when no other link's LxRXPS signal is changing. See Figure 15 (page 31) for timing of multiple-link LxRXPS events
LxRXPS setup timing to enter down mode	$t_{IS}$	10	–	ns	Setup time of LxRXPS to P_RST_N transition from LOW to HIGH
Simultaneous power transition stagger	$t_{SS}$	–	500	ns	Entry/exit time from a state during simultaneous link power state transitions
Sleep mode entry	$t_{SME}$	–	200	ns	Time from transition LxTXPS LOW to sleep mode entry
Time to transition links from sleep mode to down mode	$t_{SD}$	–	150	$\mu$ s	Measured from last link to take LxTXPS LOW to down mode Entry of all links
Time required to stay in self refresh	$t_{SREF}$	1.0	–	ms	Measured from last LxRXPS LOW to first LxRXPS HIGH
Time required to stay within active mode	$t_{OP}$	1.0	–	ms	Measured by LxTXPS HIGH time
HSS PLL self calibration timing	$t_{PSC}$	–	25	ms	Required after returning to active mode from down mode
Low power exit timing: transition of LxRXPS to RX PRBS	$t_{RXD}$	–	50	$\mu$ s	Delay from transition of responder's LxRXPS to receiving PRBS at its RX
Low power exit timing: transition of LxTXPS to TX PRBS	$t_{TXD}$	–	50	$\mu$ s	Delay from transition of responder's LxTXPS to its TX sending PRBS
Low power exit timing: TX PRBS to Rx NULL	$t_{SigDet}$	–	50	$\mu$ s	Delay from responder's TX sending PRBS to receiving NULL FLITs at its RX
Quiesce timeout	$t_{QUIESCE}$	20	–	$\mu$ s	Wait time for in-flight transactions to complete after halting all request transactions from requester

**Table 45: I<sup>2</sup>C Parameters**

Parameter Description	Symbol	Min	Max	Units	Notes
<b>Voltage Parameters</b>					
SCL/SDA input LOW voltage	$V_{IL\_I2C}$	$V_{SS} - 0.4$	$V_{SS} + 0.45$	V	1
SCL/SDA input HIGH voltage	$V_{IH\_I2C}$	$V_{DDK} - 0.45$	$V_{DDK} + 0.2$	V	1



## Hybrid Memory Cube – HMC Gen2 Non High-Speed Link Parameters

**Table 45: I<sup>2</sup>C Parameters (Continued)**

Parameter Description	Symbol	Min	Max	Units	Notes
SCL/SDA pin capacitance	C <sub>I2C</sub>	–	6	pF	
<b>Timing Parameters</b>					
SCL frequency	f <sub>I2C</sub>	0	400	KHz	

Note: 1. As measured at HMC package ball.

**Table 46: JTAG Parameters**

Parameter Description	Symbol	Min	Max	Units	Notes
<b>Voltage Parameters</b>					
JTAG input LOW voltage	V <sub>IL_JTAG</sub>	V <sub>SS</sub> - 0.4V	V <sub>SS</sub> + 0.5V	V	1
JTAG input HIGH voltage	V <sub>IH_JTAG</sub>	V <sub>DDK</sub> - 0.5V	V <sub>DDK</sub> + 0.2V	V	1
JTAG output LOW voltage	V <sub>OL_JTAG</sub>	–	V <sub>SS</sub> + 0.1V	V	2
JTAG output HIGH voltage	V <sub>OH_JTAG</sub>	V <sub>DDK</sub> - 0.1V	–	V	3
<b>Timing Parameters</b>					
Clock cycle time	t <sub>THTH</sub>	10	–	ns	4
Clock frequency	t <sub>TF</sub>	–	100	MHz	4
Clock LOW time	t <sub>TLTH</sub>	5	–	ns	
Clock HIGH time	t <sub>HTHL</sub>	5	–	ns	
TCK LOW to TDO unknown	t <sub>TLOX</sub>	0	–	ns	
TCK LOW to TDO valid	t <sub>TLOV</sub>	5	–	ns	
TDI valid to TCK HIGH	t <sub>DVTH</sub>	2.5	–	ns	
TCK HIGH to TDI invalid	t <sub>THDX</sub>	2.5	–	ns	
TMS, capture setup	t <sub>MVTH</sub>	2.5	–	ns	
TMS, capture hold	t <sub>THMX</sub>	2.5	–	ns	

Notes: 1. As measured at HMC package ball.

2. I<sub>OL</sub> = 1mA

3. I<sub>OH</sub> = 1mA

4. Minimum clock cycle time (maximum clock frequency) for boundary scan register is 50ns (20 MHz) when boundary scan register is active.

**Table 47: Reference Clock Parameters**

Parameter Description	Symbol	Min	Nom	Max	Unit	Notes
Reference clock input frequency	f <sub>REFCLK</sub>	–	125, 156.25, 166.67	–	MHz	
Reference clock frequency drift tolerance	f <sub>TOL_REFCLK</sub>	–100	–	100	ppm	
Reference clock duty cycle tolerance	t <sub>DCD_REFCLK</sub>	45	50	55	%	
Rise/Fall time for 125 MHz reference clock (10%-90%)	t <sub>RISE_REFCLK_125</sub>	–	–	640	ps	




## Hybrid Memory Cube – HMC Gen2 Non High-Speed Link Parameters

**Table 47: Reference Clock Parameters (Continued)**

Parameter Description	Symbol	Min	Nom	Max	Unit	Notes
Rise/Fall time for 156.25 MHz reference clock (10%-90%)	$t_{RISE\_REFCLK\_156}$	–	–	512	ps	
Rise/Fall time for 166.67 MHz reference clock (10%-90%)	$t_{RISE\_REFCLK\_166}$	–	–	480	ps	
Single-ended input voltage	$V_{SE\_REFCLK}$	$V_{SS} - 0.1$	–	$V_{DDK} - 0.1$	V	
<b>AC Coupled Reference Clock Inputs</b>						
Input differential voltage	$V_{ID\_AC\_REFCLK}$	200	–	800	mV	1
Internal differential termination resistance	$R_{ID\_AC\_REFCLK}$	90	100	110	$\Omega$	2
AC coupling capacitance (external DC blocking capacitor)	$C_{REFCLK\_DC\_Block}$	–	0.1	–	$\mu F$	
<b>DC Coupled Reference Clock Inputs</b>						
Input differential voltage	$V_{ID\_DC\_REFCLK}$	200	–	800	mV	
Common-mode voltage	$V_{ICM\_DC\_REFCLK}$	680	750	900	mV	
Internal parallel termination resistance	$R_{ID\_DC\_REFCLK}$	45	50	55	$\Omega$	3
<b>Reference Clock Phase Noise Requirements</b>						
Offset from nominal input frequency	100Hz	–	–	–85	dBc/Hz	
	1 kHz	–	–	–97	dBc/Hz	
	10 kHz	–	–	–97	dBc/Hz	
	100 kHz	–	–	–114	dBc/Hz	
	1 MHz–1 GHz	–	–	–126	dBc/Hz	

- Notes:
1. If input differential voltage exceeds  $V_{ID\_AC\_REFCLK}$ , the use of attenuation resistors on the board are required.
  2. AC Coupled input mode uses internal calibrated differential termination.
  3. DC Coupled input mode uses internal calibrated termination to  $V_{SS}$

**Figure 43: Requirements for Reference Clock Signals**




## Hybrid Memory Cube – HMC Gen2 Non High-Speed Link Parameters

---

### Impedance Calibration


HMC includes internal calibration circuitry to maintain tight termination impedance tolerance. This circuitry auto-calibrates and requires no action from the user other than the placement of 200 $\Omega$  high-precision resistors (0.1% tolerance recommended) between EXTRESTP and EXTRESTN as well as one between EXTRESBP and EXTRESBN.



## Hybrid Memory Cube – HMC Gen2 Package Dimensions

### Package Dimensions

**Figure 44: HMC Package Drawing (4-Link HMC Gen2 Device)**




- Notes:
1. All dimensions are in millimeters.
  2. Package balls are SAC405 (95.5% Sn, 4% Ag, 0.5% Cu).
  3. For recommended soldering parameters and reflow guidelines, see Micron technical note TN-00-15.



## Hybrid Memory Cube – HMC Gen2 Package Dimensions

**Figure 45: HMC Package Drawing (2-Link HMC Gen2)**



- Notes:
1. All dimensions are in millimeters.
  2. Package balls are SAC405 (95.5% Sn, 4% Ag, 0.5% Cu).
  3. For recommended soldering parameters and reflow guidelines, see Micron technical note TN-00-15.

**Figure 46: HMC Ballout for 4-link HMC Gen2**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30					
A		VSS	L2TXP[4]	L2TXN[4]	VSS	VSS	L2RXP[8]	L2RXN[8]	VSS	VSS	L2TXP[13]	L2TXN[13]	VSS	VSS	L0RXN[2]	L0RXP[2]	VSS	VSS	L0TXN[6]	L0TXP[6]	VSS	VSS	L0RXN[3]	L0RXP[3]	VSS	VSS	L0TXN[15]	L0TXP[15]	VSS		A				
B	VSS	VSS	VSS	L2TXP[14]	L2TXN[14]	VSS	VSS	L2RXP[12]	L2RXN[12]	VSS	VSS	L2TXP[12]	L2TXN[12]	VSS	VSS	VSS	VSS	L0TXN[7]	L0TXP[7]	VSS	VSS	L0RXN[7]	L0RXP[7]	VSS	VSS	L0TXN[5]	L0TXP[5]	VSS	VSS	VSS	B				
C	L2RXP[1]	L2RXN[1]	VSS	VSS	L2TXP[0]	L2TXN[0]	VSS	VSS	L2RXP[13]	L2RXN[13]	VSS	DNV	L2TXP[8]	L2TXN[8]	VSS	VSS	L0TXN[3]	L0TXP[3]	VSS	VSS	L0RXN[6]	L0RXP[6]	VSS	DNV	L0TXN[11]	L0TXP[11]	VSS	VSS	L0RXN[10]	L0RXP[10]	C				
D	VSS	L2RXP[0]	L2RXN[0]	VSS	VSS	L2TXP[15]	L2TXN[15]	VSS	VSS	L2RXP[14]	L2RXN[14]	VSS	VSS	L2TXP[9]	L2TXN[9]	L0TXN[2]	L0TXP[2]	VSS	VSS	L0RXN[5]	L0RXP[5]	VSS	VSS	L0TXN[4]	L0TXP[4]	VSS	VSS	L0RXN[11]	L0RXP[11]	VSS	D				
E	DNV	VSS	L2RXP[4]	L2RXN[4]	VSS	VSS	L2TXP[11]	L2TXN[11]	VSS	VSS	L2RXP[15]	L2RXN[15]	VSS	VSS	VSS	VSS	VSS	VSS	L0RXN[4]	L0RXP[4]	VSS	VSS	L0TXN[0]	L0TXP[0]	VSS	VSS	L0RXN[15]	L0RXP[15]	VSS	VSS	E				
F	VSS	VSS	VSS	L2RXP[5]	L2RXN[5]	VSS	VSS	L2TXP[10]	L2TXN[10]	VSS	VSS	L2RXP[10]	L2RXN[10]	VSS	L2RXP[9]	L2RXN[9]	VSS	L0RXN[1]	L0RXP[1]	VSS	VSS	L0TXN[1]	L0TXP[1]	VSS	VSS	L0RXN[14]	L0RXP[14]	VSS	VSS	VSS	F				
G	L2TXP[5]	L2TXN[5]	VSS	VSS	L2RXP[6]	L2RXN[6]	VSS	VSS	L2TXP[1]	L2TXN[1]	VSS	VSS	L2RXP[11]	L2RXN[11]	VSS	VSS	L0RXN[0]	L0RXP[0]	VSS	VSS	L0TXN[10]	L0TXP[10]	VSS	VSS	L0RXN[13]	L0RXP[13]	VSS	VSS	L0TXN[14]	L0TXP[14]	G				
H	VSS	L2TXP[6]	L2TXN[6]	VSS	VSS	L2RXP[7]	L2RXN[7]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	L0RXN[12]	L0RXP[12]	VSS	VSS	L0TXN[13]	L0TXP[13]	VSS	H			
J	EXTREST P	VSS	L2TXP[7]	L2TXN[7]	VSS	VSS	VSS	VTR	VSS	VTT	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VSS	VSS	VTR	VSS	VTR	VSS	VSS	VSS	VSS	VSS	L0TXN[12]	L0TXP[12]	VSS	DNV	J		
K	VSS	EXTREST N	VSS	L2TXP[3]	L2TXN[3]	VSS	VSS	VSS	VTT	VSS	VTT	VDDPLL2	VDDPLLA2	VDDPLL2	VDDPLLA2	VDDPLL2	VDDPLLA2	VDDPLL2	VDDPLLA2	VDDPLL2	VDDPLLA2	VSS	VTT	VSS	VTT	VSS	VSS	L0TXN[8]	L0TXP[8]	VSS	VSS	VSS	K		
L	L2RXP[3]	L2RXN[3]	VSS	VSS	L2TXP[2]	L2TXN[2]	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTR	VSS	VSS	VSS	L0TXN[9]	L0TXP[9]	VSS	VSS	L0RXN[8]	L0RXP[8]	L			
M	VSS	VSS	L2RXP[2]	L2RXN[2]	VSS	VSS	DNV	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	TST_VSS <sup>1</sup>	VSS	VSS	L0RXN[9]	L0RXP[9]	VSS	VSS	M		
N	REFCLK BOOT[0]	VSS	VSS	VSS	VSS	L2RXP5	DNV	DNV	VDD	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	L0TXP5	DNV	VSS	VSS	VSS	N		
P	DNV	L3RXP5	L3TXP5	DNV	DNV	TST_VSS <sup>1</sup>	TDI	VSS	DNV	DNV	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	CUB[1]	DNV	DNV	DNV	DNV	L1RXP5	VDDPLL R	P		
R	DNV	VSS	DNV	VDDK	TMS	VDDK	TRST_N	DNV	VSS	VDDK	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	TST_VSS <sup>1</sup>	VSS	TST_VSS <sup>1</sup>	VSS	TST_VSS <sup>1</sup>	VSS	TST_VSS <sup>1</sup>	VSS	TST_VSS <sup>1</sup>	VDDK	SCL	REFCLK N	R	
T	TD0	VSS	TST_VSS <sup>1</sup>	VSS	TCK	VSS	DNV	TST_VSS <sup>1</sup>	VDD	VDD	VSS	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	SDA	VDDK	TST_VSS <sup>1</sup>	VSS	DNV	VSS	REFCLK P	T	
U	DNV	L2TXP5	DNV	DNV	FERR_N	TST_VSS <sup>1</sup>	DNV	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VCCP	VSS	DNV	DNV	L0RXP5	REFCLK BOOT[1]	P_RST_N	U	
V	TST_VSS <sup>1</sup>	VSS	VSS	VSS	VSS	REFCLK SEL	DNV	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	DNV	L1TXP5	CUB[0]	VSS	VSS	VSS	TST_VSS <sup>1</sup>	V	
W	VSS	VSS	L3RXP[2]	L3RXN[2]	VSS	VSS	CUB[2]	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VDDM	VSS	VSS	VSS	VSS	L1RXN[9]	L1RXP[9]	VSS	VSS	W
Y	L3RXP[3]	L3RXN[3]	VSS	VSS	L3TXP[2]	L3TXN[2]	VSS	VSS	VTR	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	L1TXN[9]	L1TXP[9]	VSS	VSS	L1RXN[8]	L1RXP[8]	Y
AA	VSS	EXTRES BN	VSS	L3TXP[3]	L3TXN[3]	VSS	VSS	VTT	VSS	VTT	VSS	VDDPLL3	VDDPLLA3	VDDPLL3	VDDPLLA3	VDDPLL3	VDDPLLA3	VDDPLL3	VDDPLLA3	VDDPLL3	VDDPLLA3	VTT	VSS	VTT	VSS	VSS	VSS	L1TXN[8]	L1TXP[8]	VSS	VSS	VSS	VSS	AA	
AB	EXTRESB P	VSS	L3TXP[7]	L3TXN[7]	VSS	VSS	VSS	VSS	VTR	VSS	VTR	VSS	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VTR	VSS	VTT	VSS	VSS	VSS	VSS	L1TXN[12]	L1TXP[12]	VSS	DNV	AB
AC	VSS	L3TXP[6]	L3TXN[6]	VSS	VSS	L3RXP[7]	L3RXN[7]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	L1RXN[12]	L1RXP[12]	VSS	VSS	L1TXN[13]	L1TXP[13]	VSS	AC	
AD	L3TXP[5]	L3TXN[5]	VSS	VSS	L3RXP[6]	L3RXN[6]	VSS	VSS	L3TXP[1]	L3TXN[1]	VSS	VSS	L3RXP[11]	L3RXN[11]	VSS	VSS	L1RXN[0]	L1RXP[0]	VSS	VSS	L1TXN[10]	L1TXP[10]	VSS	VSS	L1RXN[13]	L1RXP[13]	VSS	VSS	L1TXN[14]	L1TXP[14]	VSS	AD			
AE	VSS	VSS	VSS	L3RXP[5]	L3RXN[5]	VSS	VSS	L3TXP[10]	L3TXN[10]	VSS	VSS	L3RXP[10]	L3RXN[10]	VSS	L3RXP[9]	L3RXN[9]	VSS	L1RXN[1]	L1RXP[1]	VSS	VSS	L1TXN[1]	L1TXP[1]	VSS	VSS	L1RXN[14]	L1RXP[14]	VSS	VSS	VSS	VSS	VSS	AE		
AF	DNV	VSS	L3RXP[4]	L3RXN[4]	VSS	VSS	L3TXP[11]	L3TXN[11]	VSS	VSS	L3RXP[15]	L3RXN[15]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	L1RXN[4]	L1RXP[4]	VSS	VSS	VSS	L1TXN[0]	L1TXP[0]	VSS	VSS	L1RXN[15]	L1RXP[15]	VSS	VSS	AF	
AG	VSS	L3RXP[0]	L3RXN[0]	VSS	VSS	L3TXP[15]	L3TXN[15]	VSS	VSS	L3RXP[14]	L3RXN[14]	VSS	VSS	L3TXP[9]	L3TXN[9]	L1TXN[2]	L1TXP[2]	VSS	VSS	L1RXN[5]	L1RXP[5]	VSS	VSS	L1TXN[4]	L1TXP[4]	VSS	VSS	L1RXN[11]	L1RXP[11]	VSS	VSS	VSS	AG		
AH	L3RXP[1]	L3RXN[1]	VSS	VSS	L3TXP[0]	L3TXN[0]	VSS	VSS	L3RXP[13]	L3RXN[13]	VSS	DNV	L3TXP[8]	L3TXN[8]	VSS	VSS	L1TXN[3]	L1TXP[3]	VSS	VSS	L1RXN[6]	L1RXP[6]	VSS	DNV	L1TXN[11]	L1TXP[11]	VSS	VSS	L1RXN[10]	L1RXP[10]	VSS	AH			
AJ	VSS	VSS	VSS	L3TXP[14]	L3TXN[14]	VSS	VSS	L3RXP[12]	L3RXN[12]	VSS	VSS	L3TXP[12]	L3TXN[12]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	L1TXN[7]	L1TXP[7]	VSS	VSS	VSS	L1RXN[7]	L1RXP[7]	VSS	VSS	L1TXN[5]	L1TXP[5]	VSS	VSS	VSS	AJ
AK	VSS	VSS	L3TXP[4]	L3TXN[4]	VSS	VSS	L3RXP[8]	L3RXN[8]	VSS	VSS	L3TXP[13]	L3TXN[13]	VSS	VSS	L1RXN[2]	L1RXP[2]	VSS	VSS	VSS	VSS	L1TXN[6]	L1TXP[6]	VSS	VSS	L1RXN[3]	L1RXP[3]	VSS	VSS	L1TXN[15]	L1TXP[15]	VSS	VSS	VSS	AK	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30					

Notes: 1. Pins used for internal test purposes and are not part of power delivery network. TST\_VSS pins must be tied to VSS.  
2. Ballout represents an X-ray view, looking through package down to the balls.

Figure 47: HMC Ballout for 2-link HMC Gen2

A	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	A
B																								B
C																								C
D																								D
E																								E
F																								F
G																								G
H																								H
J																								J
K																								K
L																								L
M																								M
N																								N
P																								P
R																								R
T																								T
U																								U
V																								V
W																								W
Y																								Y
AA																								AA
AB																								AB
AC																								AC
AD																								AD
AE																								AE
AF																								AF
AG																								AG
AH																								AH
AJ																								AJ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

- Notes:
1. Pins used for internal test purposes and are not part of power delivery network. TST\_V<sub>SS</sub> pins must be tied to V<sub>SS</sub>.
  2. Ballout represents an X-ray view, looking through package down to the balls.





## Hybrid Memory Cube – HMC Gen2

### Appendix A: Glossary of Terms

## Appendix A: Glossary of Terms

**Table 48: Glossary of Terms**

Term	Definition
ADR or ADRS	Address
BIST	Built in self test
DFE	Decision feedback equalizer
Downstream	Away from the host
EAM	Error abort mode
ERI	External register interface: Registers that can indirectly access the HMC configuration and status registers.
FIFO	First in, first out
Forward	From the point of view of the link master, "forward" means in the direction that the link master is driving on this side of the link.
FRP	Forward retry pointer
HMC	Hybrid memory cube
Host link	HMC link configuration that uses its link slave to receive request packets and its link master to transmit response packets.
SerDes	High-speed SerDes
Lane	A pair of differential signal lines, one in each direction (transmitters and receivers); multiple lanes are combined to form links.
LFSR	Linear feedback shift register
Link	A fully-duplexed interface connecting two components, implemented with SerDes lanes that carry system commands and data.
LSB	Least significant bit
MI	Memory interface
MSB	Most significant bit
MUE	Multiple uncorrectable errors
Partition	Portion of a memory die that is connected to and controlled by a single vault controller
Pass-thru Link	HMC link configuration that uses its link master to transmit the request packet toward its destination cube and its link slave to receive response packets destined for the host processor.
Quadrant	The four local vaults associated with a given link that do not require routing across the crossbar switch.
Requester	Represents either a host processor or an HMC link configured as a pass-thru link. A requester transmits packets downstream to the responder.
Responder	Represents an HMC link configured as a host link. A responder transmits packets upstream to the requester
Return	From the point of view of the link master, "return" means in the direction on the other side of the link that the local link slave is receiving
RMW	Read-modify-write sequence
RRP	Return retry pointer
SBE	Single bit error
TSV	Through-silicon via: Electrical connection through a die to enable die stacking without wires or spacers, providing excellent electrical properties



## Hybrid Memory Cube – HMC Gen2

### Appendix A: Glossary of Terms

**Table 48: Glossary of Terms (Continued)**

Term	Definition
Upstream	Toward the host
Vault	Independent memory controller and local memory stacked directly above, in a cube



## Hybrid Memory Cube – HMC Gen2 Revision History

### Revision History

#### Rev. D – 09/2015

- Changed the top title and Options from HMC-15G-SR to HMC Gen2.
- Added one more state to Initialization Flow Diagram to ensure host checks for end of INIT Continue.
- Updated ERRSTAT table to clarify that Link Errors are detected and initiated by the Link Slave.
- Updated retraining section with new flow diagram and differentiation between high rate of retry and too many retry attempts.
- Changed Atomic rollover limits back to  $2^{63} - 1$  and  $2^{127} - 1$  respectively (improperly changed in Rev C).
- Clarified that  $\Psi$ ST applies in the case of sleep entry (now agrees with descriptions and diagrams for both sleep and down mode).
- Made INIT Continue wording more consistent throughout.
- Added P\_RST\_N and REFCLKSEL input voltage levels to Low Speed IO section.
- Updated appropriate part number to reflect logic revision 2.
- Added "Poisoned Packet Rules" section for benefit of host design.
- Overhauled section on packet integrity to address all data integrity.
- Updated Transaction Layer section with respect to data integrity.
- Updated text to reflect K0 and K2 terminology to match other documents and noted K1 fixed amplitude reasoning.
- Added figure showing TX pre and post tap emphasis effect.
- Added note to pin connections description regarding PLLA and PLLB usage.
- Swapped ERRSTAT 0x01 and 0x7E (temperature thresholds) to properly reflect what these thresholds represent.
- Updated the description of Reliability Threshold ERRSTAT to be more descriptive.
- Removed part code NGF.
- Updated warm reset section to include "tQUIESCE" and make wording more clear.
- Added tQUIESCE parameter to Power State Management Timing parameters table.
- Fixed scrambler example, column 0 which was off by one value.
- Added notes in retraining and power state sections regarding the ability to inhibit link down mode.
- Updated Figure 9 to agree with Figure 10 (and specification) with respect to requester NULL transmission time.
- Added new section titled "Token Return Loop Time".
- Updated flow chart for link retraining upon high BER to agree with text.
- Removed tolerances for power supplies in the pin descriptions table (covered in voltage specifications section).
- Made note in "Lane Reversal" section that half links utilize lanes 0-7 and reverse accordingly.
- Removed typical value of  $\Psi$ INIT.
- Removed enumeration of "tst\_vss" fixed superscript footnote reference.
- Added Lane Reversal/Lane Polarity figure.
- Added additional supported Chaining topologies.



## Hybrid Memory Cube – HMC Gen2 Revision History

### Rev. C – 11/2014

- Converted to CMS.
- Added revision number for Rev2 devices to the IDCODE table (Identification Register Definitions).
- Consolidated voltage specifications for non-high speed I/O
- Updated Retry Pointer Loop Time implementation example table.
- Modified Atomic wording to fix note on carry-out exceeding limits. Used to read "exceeds  $2^{63}$  and  $2^{127}$  but should have read (and now reads)  $2^{64} - 1$  and  $2^{128} - 1$
- Updated CUB Request Packet Header definition, as this field is used regardless of chaining usage.
- Updated section on Link Retry to clarify when a retry error packet is being sent.
- Updated Fatal Error ERRSTAT table to meet HMCC 1.1 protocol specification
- Updated JTAG timing and electrical characteristic names for consistency with similar parameters.
- Added I<sup>2</sup>C electrical and timing section.
- Modified Table 42 to remove reference to Link receiver-phase acquisition with no DFE (tRESP1) as DFE shall be left on.
- Changed name of tRESP1\_DFE to simply tRESP1.
- Added specification for tINITCONTINUE
- Updated AC specifications for REFCLK.
- Specified REFCLK internal termination values.
- Removed TX Amplitude references, as it is fixed at 1V.
- Added RXPS and TXPS slew and drive characteristics.
- Clarified auto-adaptation for DFE and DPC.
- Updated with improved TX output skew specification.
- Updated initialization timing requirements.
- Added note on package ball composition and reflow guidelines.
- Removed note referencing VDDK must be connected to VDDK.
- Clarified CUB field usage and consequences of not issuing proper CUB field in header.
- Clarified section on reordering.
- Updated I<sup>2</sup>C section for clarity.
- Noted correct PRBS algorithm used by scrambler.
- Fixed descrambler polynomial.
- Added note for use of in-band access for warm reset.
- Added note about warm reset must be during runtime.
- Major update to power section, including reference to power estimation spreadsheet.
- Added specification for current during reset.
- Added TST\_Vss pins to Table 2
- Updated warm reset flow chart to note in-band behavior requirements.
- Added note regarding AC noise on analog supplies.
- Modified Power on Initialization section to properly indicate INIT Continue ERI must be run (previously noted "Init continue bit").
- Modified Power on Initialization section to note consequences of not sending NULL flits when INIT Continue is run.



## Hybrid Memory Cube – HMC Gen2 Revision History

- Made note 4 regarding NULL Flits from downstream link during transition into sleep mode an explicit requirement rather than implied requirement.
- Reduced tSME to less restrictive 200 ns.
- Filled in power specifications for time P\_RST\_N until tINIT.
- Fixed error in JTAG CFG\_RD flow chart
- Properly clarified TAG field when either read response or error response is possible.
- Clarified title in "Retry Buffer Full Period" table to properly indicate that not all are 256-FLIT retry buffer full period.
- Removed notes on tRXD and tSidDet that indicated only applicable to cube to cube links.
- Added recommendation that V<sub>DDK</sub> ramp with or before V<sub>CCP</sub>.
- Changed "closed-bank" to "closed-page" to reflect industry standard terminology.
- Added reference to HMC Register Addendum in MODE READ and WRITE section.
- Added rise and fall time requirements for REFCLK.
- Updated notes in Synchronous Link Bit Rate Specifications to clarify that any of the three valid REFCLK frequencies will work for any of the the three valid bit rates.

### Rev. B – 1/2014

- Updated package codes.
- Updated Figure 4.
- Added text and the Scrambler Example table.
- Updated Chaining section:
  - Deleted last sentence of first paragraph
  - Added last sentence to third paragraph
  - Added last paragraph and Figure 7
- Updated Power-On and Initialization section:
  - Added last two sentences to first paragraph
  - Updated steps 3, 4, 5, and 6
  - Updated/Added steps 11, 12, and 13
  - Updated HMC Initialization Flowchart and Initialization Timing figure
- Updated Sleep Mode Entry and Exit (Single Link Only) figure:
  - Updated Note 2
  - Added Note 4
- Updated Transaction Layer section:
  - Added FLIT introductory text and example tables
  - Deleted last sentence of second paragraph of section 9.1.4
  - Added sentence toward the end of the second paragraph in section 9.3
  - Updated ERRSTAT[6:0] Bit Definitions table
  - Updated second sentence of section 9.9
  - Changed two instances of "Vendor specific" to "Reserved" in Transaction Layer – Request Commands table
  - Updated text in last paragraph of Section 9.10.4
  - Changed "NA" to "1" in Flow Commands table
  - For the Valid Field and Command Summary Table:



## Hybrid Memory Cube – HMC Gen2 Revision History

- Added CUB row
- Changed values for DLN row
- Added Note 7
- Updated Configuration and Status Registers:
  - Updated/deleted text in second and third paragraphs
  - Deleted notes from Configuration and Status Register Access figure
  - Deleted all tables at the end of the section
- Updated Link Retry section:
  - Added/updated text in section 11.2.1
  - Deleted text from first paragraph in section 11.3.3
- Updated Host Recovery after Link Retry Fails figure.
- Added Note 5 to JTAG Voltage and Timing Parameters table.
- Updated HMC-15G-SR Physical Link Specifications section:
  - Updated second paragraph in section 18.1.1
  - Updated/Corrected/Added information in TX Signaling Parameters table
  - Added information in Signaling Parameters table
  - Updated Receiver Sinusoidal Jitter Tolerance figure
  - Removed row 14 and changed the last three TBDs to 50µs in Link Power Management Parameters table
- Updated Packages for HMC-15G-SR Devices section
  - Updated both package figures
  - Updated the HMC Ballout for 4-link HMC-15G-SR figure
- Corrected Figure 6 title (1/3/2014)

### Rev. A – 1/2013

- Initial release.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000  
[www.micron.com/products/support](http://www.micron.com/products/support) Sales inquiries: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains initial descriptions of products still under development.