
## **BSV Design Simulation**

**Tools Setup** 

## Simulation Flow

- Verilog is generated from BSV Design Files (.bsv) using Bluespec Compiler (BSC)
- Verilator Simulates the design using the Verilog files
- CoCoTb is a Python package that interacts which the Verilated design to drive and observe design signals



## **Tools Required**

- Python in Pyenv
- BSC
- Verilator
- CoCoTb
- cocotb\_coverage

## Reference Links

- BSC (<u>https://github.com/B-Lang-org/bsc</u>)
- Verilator (<u>https://www.veripool.org/verilator/</u>)
- CoCoTb (<u>https://docs.cocotb.org/en/stable/</u>)
- Steps for the demo today:
  - https://gitlab.com/lavanyajagan/tool\_install/-/blob/main/README.md