
Day 2

2nd Sept/3rd Sept





		Day 2	27d Sept 2024
AD	Basic logic	gates	
(a)	AND	(P)	OR
(<u>C</u>)	A B Out 0 0 0 0 1 0 1 0 0 1 1 1		A B OUT O O O O O O O O O O O O O O O O O O
	A out O I O		
	These are conthey make of digita	elled basi the bui l electron	c gates 68 lding blocks ics.
	A Y	A B	Y A A
A 2	NAND & No gotes beca or NOR c implemented implemented	or are of use use use use using all the approximation and a construction of the contraction of the contracti	called universal only NAND lates can be circuit can be as well

The main advantage is the number of transistors used. The no. of tx used is more in case of or & ANP gates. "3 of the gates. "3 of the gates. "4 of the gates.

A3)
$$4^{\circ}$$
 1 Mux using NAND

Solve of John 10 July 10 July 11 July 11 July 12 July 11 July 12 July 1





Applications of NOR gate Home automation & security. Data Storag P. traffic light Systems. A How? & is NOR. Design of OR AND XOR, NOT using (i) NAND (ii) NOR, A + B $A \cdot B = A \cdot B$ A. B = A+B { OR gate} using NAMP A.B = AtB

OR gate Using NOR

$$\overline{A+B} = \overline{A}.\overline{B} = A+B$$

A

B

AND gate Cusing NAND)

AND gate (using NOR)

 $\overline{A+B} = \overline{A}.\overline{B} = A.B$
 $\overline{A+B} = \overline{A}.\overline{B} = A.B$


Z. D iii) XOR ABB= A.B+ A.B XOR using NAND (A.B.A) B I xor using Nor gates only NOT (Vi

6) (a) Design of an Inverter: using NAND gate If both the inputs are samp; then of (2) another solm is is complement of ip. making A Constant 2 gp Hing inverted O/P A Junction

B 2 you get inverter function

B 2 you get inverter function

B 3 you get inverter function Using NOR gate. A B Out
0 0 1 O ib both inputs samp then we get inverted of



Sum

$$S = \overline{A \cdot B \cdot C} + \overline{A \cdot B \cdot C}$$

 $+ A \cdot \overline{B \cdot C} + A \cdot \overline{B \cdot C}$
 $= \overline{A} \cdot (\overline{B \cdot C} + \overline{B \cdot C}) + A \cdot (\overline{B \cdot C} + \overline{B \cdot C})$
 $= \overline{A \cdot X + A \times}$
 $= \overline{A \cdot X + A \times}$
 $= A \cdot X + \overline{A \times}$
 $= A \cdot X +$

7) what happens if more than 1 input is applied to the logic gate? To more than I input is applied to the logic gate then the number of input combinations increases & ofe would change wint the input. AND gate 3 inputs out The we compare

the 2; no. of yes combine

for 3 inputs