

This document is created by Swasty Project. All rights are reserved by the original author.
DO NOT DISTRIBUTE

DAY 2 - 111 DAYS VERIFICATION CHALLENGE

Topic: Logic Gates

Skill: Digital Electronics

DAY 2 CHALLENGE:

1. Which are basic logic gates. Explain working with truth table.
2. Why are NAND & NOR called the Universal Gates? What are advantages of universal gates.
3. Design 4:1 MUX using universal gates:
 - a. NAND
 - b. NOR
4. What are applications of these gates:
 - a. NAND
 - b. NOR
5. Design OR, AND, XOR, NOT using:
 - a. NAND
 - b. NOR
6. Design below logic using Logic Gates
 - a. Inverter
 - b. Full adder
7. What happens if more than one input is applied to a logic gate?

©2024 SwillSpeaks Official. All rights reserved.

Author - Swasty Project

Day 2

2nd Sept 2024

A1) Basic logic gates

(a) AND

A	B	out
0	0	0
0	1	0
1	0	0
1	1	1



(b) OR

A	B	out
0	0	0
0	1	1
1	0	1
1	1	1

(c) NOT

A	out
0	1
1	0

These are called basic gates because they make the building blocks of digital electronics.



A2) NAND & NOR are called universal gates because using only NAND or NOR all the gates can be implemented. Any circuit can be implemented from those as well.


The advantage of universal gates?

The main advantage is the number of transistors used. The no. of tx used is more in case of OR & AND gates. \therefore of the inverting nature of the gates.

A3) 4:1 Mux using NAND


S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$\begin{aligned} Y &= \overline{S_1} \cdot \overline{S_0} I_0 + \overline{S_1} \cdot S_0 I_1 + S_1 \cdot \overline{S_0} I_2 \\ &\quad + S_1 \cdot S_0 I_3 \\ &= \overline{A+B+C+D} = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}} \end{aligned}$$



4 : 1 mux using NAND gates only

4 : 1 Mux using NOR gates only



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

$\xrightarrow{A} \quad \xrightarrow{B} \quad \xrightarrow{C}$
 \downarrow
 D


$$\overline{S_1} \overline{S_0} I_0 = \overline{S_1 + S_0 + \overline{I_0}}$$

$$= \overline{\overline{S_1} \overline{S_0} I_0} + \overline{\overline{S_1} S_0 I_1} + \overline{S_1 \overline{S_0} I_2} + \overline{S_1 S_0 I_3} \quad \left(\text{or } \overline{A \cdot B \cdot C \cdot D} = \overline{A} + \overline{B} + \overline{C} + \overline{D} \right)$$

$$= \overline{S_1 + S_0 + \overline{I_0}} + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_1}} \right)$$

$$+ \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_2}} \right) + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_3}} \right)$$

$$= \left(\overline{S_1 + S_0 + \overline{I_0}} \right) + \left(\overline{S_1 + \overline{S_0} + \overline{I_1}} \right) + \left(\overline{\overline{S_1} + S_0 + \overline{I_2}} \right) + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_3}} \right)$$



4:1 Mux
using
only NOR
gates.