

This document is created by Sweetly Pinjam. All rights are reserved by the original author.  
DO NOT DISTRIBUTE

## DAY 1 - 111 DAYS VERIFICATION CHALLENGE

Topic: Flip Flop & Latches

Skill: Digital Electronics

### DAY 1 CHALLENGE:

- ✓ Explain functioning of JK & SR Flip Flop
- ✓ Difference between Flip Flop & Latch
- ✓ Why are latches faster than flip-flops?
- ✓ Explain the use of:
  - Flip Flop
  - Latch
- 5. Why is the Gated SR Flip Flop called Asynchronous Latch?
- ✓ Implement D-FF using NAND Gate
- 7. Design D-FF using 2:1 MUX.

# III day Verification



31 Aug

(Credits: Sweety Pijani)

Day 1

Q1) Explain functioning of JK & SR Flip Flop.

SR Flip Flop



$$S^* = \overline{S} + \overline{CLK}$$

$$R^* = \overline{R} + \overline{CLK}$$

Latch

$S^*$	$R^*$	Q	$\overline{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	

SR FF  
Truth table

CLK	S	R	Q	$\overline{Q}$
0	X	X	1	0
1	0	0	memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Not used	

NAND		T.T
A	B	
0	0	1
0	1	1
1	0	1
1	1	0


In the above flip flop we use the control CLK <sup>SN</sup> additional to the latch (SR) to make it a flip flop; which controls o/p.

**Latch**  $\Rightarrow$  memory unit (used for sequential logic)

\* On adding the control SN it becomes a FF.

Jk Flip flop

Jk flip flop is just an extension of SR flip flop but with the '1' of case working.




clk	J	k	Q	$\bar{Q}$
0	x	x	$Q_n$ (memory)	$\bar{Q}_n$ (memory)
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	$\bar{Q}_n$	$Q_n$

SR latch		Q	$\bar{Q}$
S	R	Q	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	memory	

Q2) Difference between latch & Flip flop?


The Control input to the SR latch or Flip Flop decides whether it would be a latch or Flip flop.

In order to control a latch or FF, control S/N can be given. (° the bits can flip otherwise).



The way in we give the control signal determines whether it is a latch or F/F. The only thing that determines if it is a latch or F/F is the control input. If the control i/p is edge triggered then it is FF; otherwise if it is level sensitive then it is latch.

When Control S/N is enable then whenever it is in high state then it is active.




Latches are level sensitive & only when the

Input → Latch → output (transparent latch)

Input → gated latch → o/p (Gated latch).  
Enable →  
: Immediately responds to I/P change.

gated latch responds to the input only when the enable S/N is high (or the level triggered).

for ex:



Flip flop: It is edge sensitive.

∴ only on the edge trigger does the values change (So whatever value is there at the +ve edge is transferred to o/p when +ve edge).



3) Why are latches faster than FF.

Latches are faster  $\because$  they respond to the input change continuously as soon as the i/p change o/p changes whereas in flip flop this happens only on edges.

4) Use of FF & Latch

Flip flops are used for:

① data storage & synchronizat<sup>n</sup>.

② Timing Control.


Latches are used for

① data storage.

② Building blocks for flip flops.

★ 5) Why is gated SR flip flop called asynchronous latch.

6) Implement D-Flip flop using NAND



clk	S	R	Q	$\bar{Q}$
0	x	x	Memory	
1	0	0	Memory	
1	0	1		
1	1	0		
1	1	1		



clk	D	Q	$\bar{Q}$
0	x	Memory	
1	0	0	1
1	1	1	0

7) Design D-FF using 2:1 mux.

★

$S_0$	$I_0$	$I_1$	$X$
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

$\{I_0\}$

$\{I_1\}$

$$Y = \overline{S_0} I_0 + S_0 I_1$$

