This document is created by Sweety Pinjani. All rights are reserved by the original author. DO NOT DISTRIBUTE

## DAY 1 - 111 DAYS VERIFICATION CHALLENGE

Topic: Flip Flop & Latches Skill: Digital Electronics

## DAY I CHALLENGE:

Explain functioning of JK & SR Flip Flop
Difference between Flip Flop & Latch
Why are latches faster than flip-flops?
Explain the use of:
- Flip Flop
- Latch
S. Why is the Gated SR Flip Flop called Asynchronous Latch?
Implement D-FF using NAND Gate
Design D-FF using 2:1 MUX.

©2024 SwittSpeaksOfficial. All rights reserved.

III day verification 31 Aug Capails: Sweety Pinjani) Day 1 Explain functioning of JK & SR Flip Flop-SR Flip Ftop OFF CK Latch 0 SX = S + CIK RX = R + CIR Not Latch basu MPMory SRFF Truth table NAND R Q CIK B X Memory 0 0 0 1 ( Not used

In the above flip flop We use the control cir SN additional to the latch (SR) to make it a flip blop; which controls of. Latch = memory unit (229,d for Sequential logic)

on adding the control SIN it becomes a FF. Jr Flip Llop SR blip blop is just an extension of SR blip blop but with the 61? Dop case working. SR lateh \_ QQ en(Mt moty) S R | Q Q ex[Memory] O O Not used 0 1001 1 / Memory

Q2) Difference between latch & Flip Flop? The [Control input] to the SR latch or Flip Flop decides whether it would be a latch or Flip plop. In order to control a latch or FF, Control SIN can be giVAN.Coo the bits can flip Otner WISE). En Or UK )6 R \* = R+En R The Way in we give the control signal determines whether it is a latch or F/F.

The only thing that determines if it is a latch or P/F is the Zontrol input.


If the Control ip is edge triggered then it is FF; otherwise if it is latch. when Control SIN is enable then when-ever it is in high state then it is active I/P Comb

Latches are | PVA| SPOSITIVE 2 only When the Input Later ) output (transparent later) : Immediately stesponds to Input > gated op LGated latch). Enable gated latch responds to the input only when the enable S/N is high (60r tup level triaggered). for ex: INPUT-It is edge SPNSitIVP. Flip flop: trigger does the values change (So whatever value is there at the tve edge is transfer-ted to off when tve edge).

3) lyng are latches faster than FF. Latches are faster : they suppond to the input change continuously as soon as the i/p change ofp this happens only on edges. 4) USP of FF & Latch Flip plops are used for: 1) data storage & syncronizatn. 2 Timing Control. Latches are used for O data storage.

D Building blocks for blip blops.

5) why is gated SR blip blop called asynchronous latch blip



Design D-FF using 2:1 mux. Y = 5, I + 5, I, S