

Day 2 .

2nd Sept / 3rd Sept

This document is created by Swasty Project. All rights are reserved by the original author.
DO NOT DISTRIBUTE

DAY 2 - 111 DAYS VERIFICATION CHALLENGE

Topic: Logic Gates

Skill: Digital Electronics

DAY 2 CHALLENGE:

1. Which are basic logic gates? Explain working with truth table.
2. Why are NAND & NOR called the Universal Gates? What are advantages of universal gates.
3. Design 4:1 MUX using universal gates:
 - a. NAND
 - b. NOR
4. What are applications of these gates:
 - a. NAND
 - b. NOR
5. Design OR, AND, XOR, NOT using:
 - a. NAND
 - b. NOR
6. Design below logic using Logic Gates
 - a. Inverter
 - b. Full adder
7. What happens if more than one input is applied to a logic gate?

©2024 SwillSpeaksOfficial. All rights reserved.

Author - Swasty Project

Day 2

2nd Sept 2024

A1) Basic logic gates

(a) AND

A	B	out
0	0	0
0	1	0
1	0	0
1	1	1



(b) OR

A	B	out
0	0	0
0	1	1
1	0	1
1	1	1

(c) NOT

A	out
0	1
1	0

These are called basic gates because they make the building blocks of digital electronics.



A2) NAND & NOR are called universal gates because using only NAND or NOR all the gates can be implemented. Any circuit can be implemented from those as well.


The advantage of universal gates?

The main advantage is the number of transistors used. The no. of tx used is more in case of OR & AND gates. \therefore of the inverting nature of the gates.

A3) 4:1 Mux using NAND

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$\begin{aligned} Y &= \overline{S_1} \cdot \overline{S_0} I_0 + \overline{S_1} \cdot S_0 I_1 + S_1 \cdot \overline{S_0} I_2 \\ &\quad + S_1 \cdot S_0 I_3 \\ &= \overline{A+B+C+D} = \overline{\overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}} \end{aligned}$$



4 : 1 Mux using NAND gates only

4 : 1 Mux using NOR gates only

P.f. B

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

$\xrightarrow{A} \quad \xrightarrow{B} \quad \xrightarrow{C}$
 \downarrow
 D


$$\overline{S_1} \overline{S_0} I_0 = \overline{S_1 + S_0 + \overline{I_0}}$$

$$= \overline{\overline{S_1} \overline{S_0} I_0} + \overline{\overline{S_1} S_0 I_1} + \overline{S_1 \overline{S_0} I_2} + \overline{S_1 S_0 I_3} \quad \left(\text{or } \overline{A \cdot B \cdot C \cdot D} = \overline{A} + \overline{B} + \overline{C} + \overline{D} \right)$$

$$= \overline{S_1 + S_0 + \overline{I_0}} + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_1}} \right)$$

$$+ \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_2}} \right) + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_3}} \right)$$

$$= \left(\overline{S_1 + S_0 + \overline{I_0}} \right) + \left(\overline{S_1 + \overline{S_0} + \overline{I_1}} \right) + \left(\overline{\overline{S_1} + S_0 + \overline{I_2}} \right) + \left(\overline{\overline{S_1} + \overline{S_0} + \overline{I_3}} \right)$$



A4) (a) Applications of NAND

- i) Detects if a signal has gone low.
This can find applicatⁿ in house alarms. (Home Security)
- ii) Encoder & de coders:
The hidden element in barcode is NAND gates.
- iii) Flash memories

Truth table

A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0


Applications of NOR gate

- (i) Home automation & security.
- (ii) Data Storage.
- (iii) Traffic light systems. ★ How? & is NAND used or NOR.

5) Design of : OR, AND, XOR, NOT using (i) NAND, (ii) NOR.


$$A + B \quad \overline{\overline{A} \cdot \overline{B}} = \overline{A \cdot B}$$

(i) $\overline{\overline{A} \cdot \overline{B}} = A + B$ { OR gate } using NAND




OR gate using NOR

$$\overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}} = A+B$$




ii) AND gate (using NAND)



AND gate (using NOR)



$$\overline{\overline{\overline{A+B}}} = \overline{\overline{\overline{A} \cdot \overline{B}}} = A \cdot B$$



$$\overline{C} \cdot \overline{D}$$



iii) XOR $A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$

XOR using NAND



↑ XOR using NOR gates only.

iv) NOT




6) (a) Design of an Inverter:-

using NAND gate


A	B	out
0	0	1
0	1	1
1	0	1
1	1	0

A	out
0	1
1	0



If both the inputs are same; then o/p is complement of ip.

② Another solⁿ is making A constant & getting inverted o/p




{ you get inverter functionality when A=1 }

using NOR gate.


A	B	out
0	0	1
0	1	0
1	0	0
1	1	0

A	out
0	1
1	0

① if both inputs same then we get inverted o/p




(2)



fixing A to gnd & giving the inverted O/p.

Using MUX (2:1)




(b) Full adder

Truth table.


A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}
 \text{Sum} \\
 S &= \bar{A} \cdot \bar{B} \cdot C + \bar{A} \cdot B \cdot \bar{C} \\
 &\quad + A \cdot \bar{B} \cdot \bar{C} + A \cdot B \cdot C \\
 &= \bar{A} (\bar{B} \cdot C + B \bar{C}) + A (\bar{B} \cdot \bar{C} + B \cdot C) \\
 &= \bar{A} \cdot \underbrace{(B \oplus C)}_X + A \cdot \underbrace{(\overline{B \oplus C})}_{\bar{X}} \\
 &= \bar{A} \cdot X + A \bar{X} \\
 &= A \oplus X \Rightarrow \boxed{S = A \oplus B \oplus C}
 \end{aligned}$$



for carry

$$C = \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$$



$$C = B \cdot C + A \cdot C + A \cdot B$$


$$C = AB + C_{in} (A \oplus B)$$

7) What happens if more than 1 input is applied to the logic gate?

If more than 1 input is applied to the logic gate then the number of input combinations increases & o/p would change w.r.t the input.

AND gate 3 inputs

A	B	C	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



If we compare the 2nd no. of i/p's combⁿ for 3 inputs

AND gate 2 inputs

A	B	out
0	0	0
0	1	0
1	0	0
1	1	1

