

Corrigé de l'examen Architecture des Ordinateurs

Session Rattrapage

Exercice 1

1. Table de Vérité

a ₀	a ₁	C	D	S ₀
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Table de Karnaugh

a ₀ a ₁	00	01	11	10
00				
01			1	1
11	1	1	1	1
10		1	1	




Schéma logique

$$S_0 = Cb_0 + Da_0 + CD$$

Avec des portes NAND

$$\overline{S_0} = \overline{S_0} = \overline{Cb_0 + Da_0 + CD} = \overline{Cb_0} \cdot \overline{Da_0} \cdot \overline{CD}$$

Exercice 2

Décin	Code de Gray Non pondéré				Code Aiken			
	F ₃	F ₂	F ₁	F ₀	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	1	0	0	1	0
3	0	0	1	0	0	0	1	1
4	0	1	1	0	0	1	0	0
5	0	1	1	1	0	1	0	1
6	0	1	0	1	1	1	0	0
7	0	1	0	0	1	1	0	1
8	1	1	0	0	1	1	1	0
9	1	1	0	1	1	1	1	1

Equations booléennes des sorties

$$S_0 = \overline{F_3} \overline{F_2} \overline{F_1} F_0 + \overline{F_3} \overline{F_2} F_1 \overline{F_0} + \overline{F_3} F_2 \overline{F_1} F_0$$

$$S_0 = \overline{F_3} F_2 (\overline{F_1} F_0 + F_1 \overline{F_0}) + \overline{F_3} \overline{F_2} F_1 F_0$$

$$S_0 = \overline{F_3} F_2 (\overline{F_1} \oplus F_0) + \overline{F_3} \overline{F_2} F_1 F_0$$

ou

$$S_0 = F_2 \overline{F_1} (\overline{F_3} \overline{F_0} + F_3 F_0) + \overline{F_3} \overline{F_2} F_1 F_0$$

$$S_0 = F_2 \overline{F_1} (\overline{F_0} \oplus F_3) + \overline{F_3} \overline{F_2} F_1 F_0$$

$$S_1 = F_3$$

$$S_2 = \overline{F_2}$$

$$S_3 = \overline{F_3} \overline{F_2} \overline{F_1} F_0 + \overline{F_3} \overline{F_2} F_1 \overline{F_0} + \overline{F_3} F_2 \overline{F_1} F_0 + \overline{F_3} F_2 F_1 \overline{F_0}$$

$$= \overline{F_3} \overline{F_2} \overline{F_1} F_0 + \overline{F_3} \overline{F_2} F_1 \overline{F_0} = \overline{F_3} \overline{F_2} (F_0 \oplus F_1)$$

$$S_3 = \overline{F_3} \overline{F_2}$$

Entrées du transcodeur: Code de Gray

Sorties du transcodeur: Code Aiken

