


RISC4B

Features

RISC based architecture
True atomic 1 clock cycle per instruction
4 bits datapath
12 bits instruction length
16 x 4 bits registers
4 wires test block
4k x 12 bits program memory
Addressable 256 x 4 bits data memory
Addressable 256 x 8 bits EEPROM

Overview



PC: Program Counter

IR: Instruction Register

IP: Instruction pointer

Register Map

Reg	Function	[3]	[2]	[1]	[0]
h0	R0				
h1	R1				
h2	R2				
h3	IP0	IP[3]	IP[2]	IP[1]	IP[0]
h4	IP1	IP[7]	IP[6]	IP[5]	IP[4]
h5	IP2	IP[11]	IP[10]	IP[9]	IP[8]
h6	RAM/EE Address 0	ADDR[3]	ADDR[2]	ADDR[1]	ADDR[0]
h7	RAM/EE Address 1	ADDR[7]	ADDR[6]	ADDR[5]	ADDR[4]
h8	EED0	DATA[3]	DATA[2]	DATA[1]	DATA[0]
h9	EED1	DATA[7]	DATA[6]	DATA[5]	DATA[4]
hA	EECTRL		EEER	EERD	EEWR
hB	-				
hC	RxD	RxDI	RxStart	RxDValid	RxACK
hD	TxD	TxDO	TxStard	TxDValid	TxACK
hE	-				
hF	TEST				

ISA - Instruction Set Architecture

Instruction	IR			C/Z	Binary operations with direct value
	11:8	7:4	3:0		
ADDI	<i>h9</i>	<i>hC</i>	Val	XX	$W = W + Val$
ADDCI	<i>h9</i>	<i>hF</i>	Val	XX	$W = W + Val + Carry$
SUBI	<i>h9</i>	<i>hA</i>	Val	XX	$W = W - Val$
SUBCI	<i>h9</i>	<i>h9</i>	Val	XX	$W = W - Val - (1 - Carry)$
ANDI	<i>h9</i>	<i>h4</i>	Val	XX	$W = W \text{ and } Val$
ORI	<i>h9</i>	<i>h7</i>	Val	XX	$W = W \text{ or } Val$
XORI	<i>h9</i>	<i>h6</i>	Val	XX	$W = W \text{ xor } Val$
PASSI	<i>h9</i>	<i>h5</i>	Val	XX	$W = Val$
CMPI	<i>h9</i>	<i>hB</i>	Val	XX	see Notes
					Binary operations with indirect value
ADD	<i>h8</i>	<i>hC</i>	Reg	XX	$W = W + Reg$
ADDC	<i>h8</i>	<i>hF</i>	Reg	XX	$W = W + Reg + Carry$
SUB	<i>h8</i>	<i>hA</i>	Reg	XX	$W = W - Reg$
SUBC	<i>h8</i>	<i>h9</i>	Reg	XX	$W = W - Reg - (1 - Carry)$
AND	<i>h8</i>	<i>h4</i>	Reg	XX	$W = W \text{ and } Reg$
OR	<i>h8</i>	<i>h7</i>	Reg	XX	$W = W \text{ or } Reg$
XOR	<i>h8</i>	<i>h6</i>	Reg	XX	$W = W \text{ xor } Reg$
PASS	<i>h8</i>	<i>h5</i>	Reg	XX	$W = Reg$
CMP	<i>h8</i>	<i>hB</i>	Reg	XX	see Notes
					Unary operations with direct value
INCI	<i>hB</i>	<i>h4</i>	Val	XX	$W = Val + 1$
DECI	<i>hB</i>	<i>h6</i>	Val	XX	$W = Val - 1$
NOTI	<i>hB</i>	<i>h0</i>	Val	XX	$W = \text{not } Val$
SHRI	<i>hB</i>	<i>hE</i>	Val	XX	$W = \text{shr } Val$
SHLI	<i>hB</i>	<i>hC</i>	Val	XX	$W = \text{shl } Val$
RRCI	<i>hB</i>	<i>hA</i>	Val	XX	$W = \text{rrc } Val$
RLCI	<i>hB</i>	<i>h8</i>	Val	XX	$W = \text{rlc } Val$
					Unary operations with indirect value
INC	<i>hA</i>	<i>h4</i>	Reg	XX	$W = Reg + 1$
DEC	<i>hA</i>	<i>h6</i>	Reg	XX	$W = Reg - 1$
NOT	<i>hA</i>	<i>h0</i>	Reg	XX	$W = \text{not } Reg$
SHR	<i>hA</i>	<i>hE</i>	Reg	XX	$W = \text{shr } Reg$
SHL	<i>hA</i>	<i>hC</i>	Reg	XX	$W = \text{shl } Reg$
RRC	<i>hA</i>	<i>hA</i>	Reg	XX	$W = \text{rrc } Reg$
RLC	<i>hA</i>	<i>h8</i>	Reg	XX	$W = \text{rlc } Reg$
					Jump and move instructions
JMPC	CC	Ad	Ad	--	If CC then $PC[7:0]=Ad$ else $PC=PC+1$
JMPIC	<i>hF</i>	<i>hF</i>	CC	--	If CC then $PC=IP$ else $PC=PC+1$
CALL	<i>hC</i>	Ad	Ad	--	$PC[7:0] = Ad[7:0]$; $IP=PC+1$
CALLI	<i>hF</i>	<i>hF</i>	<i>hE</i>	--	$PC=IP$; $IP=PC+1$
MOVI	<i>hD</i>	Reg	Val	--	$Reg=Val$
MOVW	<i>hF</i>	<i>h2</i>	Reg	--	$Reg=W$
STO	<i>hF</i>	<i>h0</i>	Reg	--	$RAM(\#Reg7/Reg6) = Reg *$
LOAD	<i>hF</i>	<i>h1</i>	Reg	--	$Reg = RAM(\#Reg7/Reg6) *$
NOP	<i>hF</i>	<i>hF</i>	<i>hF</i>	--	

CC = Condition; Ad = Address; Reg = Register address; Val = Absolute Value.

CMP (and CMPI) does not affect register W, but only Zero and Carry registers (used for comparisons)

SHL / SHR = shift left / right; 0's are inserted.

RLC / RRC = a rotate left / right; Carry is inserted.

Conditions

CC		If condition	
NC	Non Conditional	-	B000
EQ_ZS		$Z=1$	B111
NE_ZC		$Z=0$	B011
GE_CS	Greater or equal	$C=1$	B001
GT	Greater than	$C=1 \text{ \& } Z=0$	B010
LE	Less or equal	$C=0 \text{ \& } Z=1$	B110
LT_CC	Less than	$C=0$	B101