

RAM Mapping 32×4 LCD Controller for I/O μC

Features

- Logic operating voltage: 2.4V~3.3V
- LCD voltage: 3.6V~4.9V
- Low operating current <3µA at 3V
- External 32.768kHz crystal oscillator
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Built-in capacitor type bias charge pump
- Time base or WDT overflow output

- 8 kinds of time base/WDT clock source
- 32×4 LCD driver
- Built-in 32×4-bit display RAM
- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- R/W address auto increment
- Data mode and command mode instructions
- Three data accessing modes

General Description

The HT1620 is a 128 pattern (32×4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1620 makes it suitable for multiple LCD applications including LCD modules and display subsystems. Only three or four lines are required


for the interface between the host controller and the HT1620. The HT1620 consumes low operating current owing to adopting capacitor type bias charge pump. The HT162X series have many kinds of products that match various applications.

Selection Table

HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.		√	√		√	√	√
Crystal Osc.	√	√		√	V	√	√



Block Diagram



Note: CS: Chip selection


 $\frac{BZ, \ \overline{BZ}:}{WR, \ \overline{RD}, \ DATA:}$ Tone outputs

COM0~COM3, SEG0~SEG31: LCD outputs IRQ: Time base or WDT overflow output VO15N: Half voltage circuit output pin VEE: Double voltage circuit output pin

CC1/CC2: External capacitor pin, for double voltage and half voltage circuit use




Pin Assignment





Pad Assignment



Chip size: $142 \times 141 \text{ (mil)}^2$

 $[\]ensuremath{^{*}}$ The IC substrate should be connected to VDD in the PCB layout artwork.

Unit: mil



Pad Coordinates

Pad No.	X	Y	Pad No.	X	Y
1	-61.58	63.62	27	25.29	-64.26
$\frac{1}{2}$	-61.83	50.83	28	66.98	-62.65
3	-61.83	43.73	29	66.98	-56.01
4	-61.83	37.10	30	66.98	-49.38
5	-61.83	30.47	31	66.98	-42.76
6	-61.83	23.84	32	66.98	-36.13
7	-61.83	17.21	33	66.98	-29.50
8	-61.83	10.58	34	66.98	-22.86
9	-61.83	3.95	35	66.98	-16.24
10	-61.83	-2.68	36	66.98	-9.60
11	-61.83	-9.31	37	66.98	-2.97
12	-61.83	-15.94	38	66.98	3.65
13	-61.83	-22.57	39	66.98	10.28
14	-60.90	-64.26	40	65.71	64.39
15	-54.27	-64.26	41	59.08	64.39
16	-47.64	-64.26	42	52.45	64.39
17	-41.01	-64.26	43	40.59	64.39
18	-34.38	-64.26	44	29.75	64.39
19	-27.75	-64.26	45	22.95	64.39
20	-21.12	-64.26	46	16.32	64.39
21	-14.49	-64.26	47	9.56	64.39
22	-7.86	-64.26	48	-2.21	64.30
23	-1.23	-64.26	49	-21.80	64.39
24	5.40	-64.26	50	-39.52	64.39
25	12.03	-64.26	51	-49.60	63.62
26	18.66	-64.26			



Pad Description

Pad No.	Pad Name	I/O	Description
2	VO15N	О	Half voltage circuit output pin
3	VEE	_	Double voltage circuit output pin
4~7	COM0~COM3	О	LCD common outputs
8~39	SEG0~SEG31	О	LCD segment outputs
40	$\overline{ ext{CS}}$	I	Chip selection input with pull-high resistor When the \overline{CS} is logic high, the data and command, read from or written to the HT1620 are disabled. The serial interface circuit is also reset. But if the \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the HT1620 are all enabled.
41	$\overline{ ext{RD}}$	I	READ clock input with pull-high resistor Data in the RAM of the HT1620 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the DATA line. The host controller can use the next raising edge to latch the clocked out data.
42	$\overline{ m WR}$	I	WRITE clock input with pull-high resistor Data on the DATA line are latched into the HT1620 on the rising edge of the \overline{WR} signal.
43	DATA	I/O	Serial data input/output with pull-high resistor
44	VSS		Negative power supply, Ground
45	osco	О	The OSCI and OSCO pads are connected to a 32.768kHz crystal
46	OSCI	I	in order to generate a system clock.
47	VDD		Positive power supply
48	ĪRQ	О	Time base or WDT overflow flag, NMOS open drain output
49, 50	BZ, \overline{BZ}	О	2kHz or 4kHz tone frequency output pair (tri-state output buffer)
51, 1	CC1, CC2	I	External capacitor pin, for double voltage and half voltage circuit use

Absolute Maximum Ratings

Supply Voltage0.3V to 3.6V	Storage Temperature -50° C to 125° C
Input Voltage V_{SS} -0.3V to V_{DD} +0.3V	Operating Temperature25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

G 1.1	D 4		Test Conditions	3.4.	TD.	3.4	TT •4
Symbol	Parameter	$\mathbf{V_{DD}}$	Conditions	Min.	Тур.	Max.	Unit
$V_{ m DD}$	Operating Voltage	_	_	2.4	_	3.3	V
I_{DD}	Operating Current	3V	No load*	_	2	3	μА
I_{STB}	Standby Current	3V	No load*	_	_	1	μА
V_{IL}	Input Low Voltage	3V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	_	_	0.6	V
V_{IH}	Input High Voltage	3V	$\overline{\mathrm{DATA},\overline{\mathrm{WR}},\overline{\mathrm{CS}},\overline{\mathrm{RD}}}$	2.4	_	3.0	V
I_{OL1}	$\overline{\mathrm{DATA}}, \overline{\mathrm{BZ}}, \overline{\mathrm{IRQ}}$	3V	$V_{\rm OL}$ =0.3 V	0.8	1.6	_	mA
I_{OH1}	$\overline{\mathrm{DATA}}, \overline{\mathrm{BZ}}, \overline{\mathrm{BZ}}$	3V	V _{OH} =2.7V	-0.6	-1.2	_	mA
$I_{ m OL2}$	LCD Common Sink Current	3V	V _{OL} =0.3V	80	150	_	μА
$I_{ m OH2}$	LCD Common Source Current	3V	V _{OH} =2.7V	-70	-120	_	μА
I_{OL3}	LCD Segment Sink Current	3V	V _{OL} =0.3V	70	140	_	μА
$I_{ m OH3}$	LCD Segment Source Current	3V	V _{OH} =2.7V	-30	-60	_	μА
$ m R_{PH}$	Pull-high Resister	3V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	40	80	150	kΩ

^{*} No load: LCD OFF, Buzzer OFF, $\overline{\text{CS}} = \overline{\text{WR}} = \overline{\text{RD}} = \text{High}$

A.C. Characteristics

Ta=25°C

Sh al	Parameter		est Conditions	ъ л:	Т	M	T 7 *-4
Symbol	rarameter	$\mathbf{V_{DD}}$	Conditions	Min.	Тур.	150 75	
$f_{ m SYS}$	System Clock	3V	Crystal 32kHz	_	32		kHz
	LCD Frame Frequency	_		_	64	_	Hz
r	LCD Frame Frequency 1/2 Duty	/2 Duty — /3 Duty — Crystal 32kHz — 56 —	Hz				
$ m f_{LCD}$	LCD Frame Frequency 1/3 Duty LCD Frame Frequency 1/4 Duty		Crystal 32kHz		56	_	Hz
				_	64	_	Hz
t_{COM}	LCD Common Period	_	n: Number of COM	_	n/f _{LCD}	_	s
f	Carial Data Clash	3V	Write mode	_	_	150	kHz
f_{CLK}	Serial Data Clock		Read mode	_	_	75	kHz
f_{TONE}	Tone Frequency				2 or 4		kHz



Cb-al	Symbol Parameter		Cest Conditions	Min.	Т	N/	T7
Symbol			V _{DD} Conditions		Тур.	max.	Unit
${ m t_{CS}}$	Serial Interface Reset Pulse Width (Figure 3)	_	$\overline{ ext{CS}}$	_	250	_	ns
t az zz	WR, RD Input Pulse Width		Write mode	3.34	_	_	
${ m t_{CLK}}$	(Figure 1)	3V	Read mode	6.67	_	_	μs
t_r, t_f	Rise/Fall Time Serial Data Clock Width (Figure 1)	3V	_	_	120	_	ns
$t_{ m su}$		3V	_	_	120		ns
$t_{ m h}$	$\begin{array}{cc} \text{Hold Time for DATA to } \overline{\text{WR}}, \overline{\text{RD}} \\ \text{Clock Width} & (\text{Figure 2}) \end{array}$	3V	_	_	120		ns
$ m t_{su1}$	$\begin{array}{ccc} \text{Setup Time for } \overline{\text{CS}} \text{ to } \overline{\text{WR}}, \overline{\text{RD}} \\ \text{Clock Width} & (\text{Figure 3}) \end{array}$	3V	_	_	100		ns
t_{h1}	$\begin{array}{c} \text{Hold Time for } \overline{\text{CS}} \text{ to } \overline{\text{WR}}, \overline{\text{RD}} \text{ Clock} \\ \text{Width} & (\text{Figure 3}) \end{array}$	3V	_		100		ns




Figure 1 Figure 2





Figure 3



Functional Description

Display memory - RAM structure

The static display RAM is organized into 32×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MOD IFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.



RAM mapping

Time base and watchdog timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and \overline{IRQ} EN/DIS are independent from each other. Once the WDT time-out occurs, the \overline{IRQ} pin will stay at a logic low level until the CLR WDT or the \overline{IRQ} DIS command is issued.


Buzzer tone output

A simple tone generator is implemented in the HT1620. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} which are used to generate a single tone.

LCD driver

The HT1620 is a 128 (32×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1620 suitable for multiple LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID will be omitted, except for the first command. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. With the use of the LCD related commands, the HT1620 can be compatible with most types of LCD panels.



Timer and WDT configurations



Name	Command Code	Function
LCD OFF	100000000000X	Turn off LCD outputs
LCD ON	1000000011X	Turn on LCD outputs
BIAS and COM	1000010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option

Command format

The HT1620 can be configured by the S/W setting. There are two mode commands to configure the HT1620 resources and to transfer the LCD display data. The configuration mode of the HT1620 is called command mode, and its command mode ID is 1 0 0. The command mode consists of a system configuration command, a system frequency selection command, an LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100


The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, 100, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\rm CS}$ pin should be set to "1" and the previous operation mode will be reset also. Once the $\overline{\rm CS}$ pin returns to "0", a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the HT1620. The $\overline{\text{CS}}$ line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1620. If the $\overline{\text{CS}}$ pin is set to 1, the data and command issued between the host controller and the HT1620 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1620. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the $\overline{\text{RD}}$ signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the \overline{RD} signal. The \overline{WR} line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1620 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the HT1620. The \overline{IRQ} pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by connecting with the IRQ pin of the HT1620.




Timing Diagrams






WRITE mode (successive address writing)




Note: It is recommended that the host controller should read with the data from the DATA line between the raising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.

READ-MODIFY-WRITE mode (command code: 1 0 1)




READ-MODIFY-WRITE mode (successive address accessing)






Command mode (command code: 1 0 0)




Mode (data and command mode)





Application Circuits



* Note: The connection of the \overline{IRQ} and \overline{RD} pin is selectable depending on the requirement of the μC . V_{DD} =2.4V~3.3V, V_{EE} =-1/2 V_{DD} , V_{LCD} (LCD voltage)= V_{DD} - V_{EE} =3/2 V_{DD} =3.6V~4.9V. Adjust R (external pull-high resistance) to fit user's time base clock.



Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ MODIFY WRITE	101	A5A4A3A2A1A0D0D D2D3	D	Read and write to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0001-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0010-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of the WDT stage	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency, 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable $\overline{\text{IRQ}}$ output	Yes
ĪRQ EN	100	100X-1XXX-X	С	Enable $\overline{\text{IRQ}}$ output	



Name	ID	Command Code	D/C	Function	Def.
F1	100	101X-0000-X	C	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	C	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	C	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-0011-X	C	Time base clock output: 8Hz The WDT time-out flag after: 1/2 s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4 s	
F32	100	101X-0101-X	C	Time base clock output: 32Hz The WDT time-out flag after: 1/8 s	
F64	100	101X-0110-X	C	Time base clock output: 64Hz The WDT time-out flag after: 1/16 s	
F128	100	101X-0111-X	C	Time base clock output: 128Hz The WDT time-out flag after:1/32 s	Yes
TEST	100	1110-0000-X	C	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A5~A0 : RAM addresses D3~D0 : RAM data

D/C : Data/command mode
Def. : Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from a $32.768 \mathrm{kHz}$ crystal oscillator. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1620 after power on reset, for power on reset may fail, which in turn leads to malfunctioning of the HT1620.



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc.

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2001 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.