

RTL Design Project

Consider the following module which unpacks 7-bit values from a 32-bit input stream of data.

[illegible]

Please provide (deliverables):

1) RTL Design & Verification

- a. System Verilog (*preferred*), Verilog or VHDL implementation of the block.
- b. Timing closure considerations and constraints.
- c. Follow the best design practices considering modularity, readability and maintainability of code.
- d. RTL Code can be tested, compiled using free version of the simulator available or EDA playground
 - i. Modelsim: https://fpgasoftware.intel.com/?edition=pro&product=modelsim_ae
 - ii. EDA Playground: <https://www.edaplayground.com/>
- e. Develop a simple test Environment to verify the DUT described above

2) Power-point Presentation

- a. Your solution (Walk-through of design and verification strategy).
- b. Assumptions (Explanation for design decisions).
- c. Architecture, Micro-Architecture diagrams.
- d. Possible Error Scenarios and mitigation techniques.
- e. Timing Diagrams, Waveform Snapshots (if applicable).