# REGISTERED DDR SDRAM DIMM

MT36VDDT12872 - 1GB MT36VDDT25672 - 2GB MT36VDDT51272 - 4GB (ADVANCE)<sup>‡</sup>


For the latest data sheet, please refer to the Micron<sup>®</sup> Web site: www.micron.com/moduleds

#### **Features**


- 184-pin, dual in-line memory modules (DIMM)
- Fast data transfer rates; PC1600 or PC2100
- Utilizes 200 MT/s and 266 MT/s DDR SDRAM stacked components
- ECC, 1-bit error detection and correction
- · Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- 1GB (128 Meg x 72), 2GB (256 Meg x 72), and 4GB (128 Meg x 72)
- Vdd = VddQ = +2.5V
- Vddspd = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Four internal device banks for concurrent operation
- Selectable burst lengths: 2, 4, or 8
- Auto Refresh and Self Refresh Modes
- 7.8125µs maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- Selectable READ CAS latency
- Gold edge contacts

## Figure 1: 184-Pin DIMM (MO-206)

Standard PCB (1.7in./43.18mm))



Low Profile PCB (1.2in./30.48mm)



ODTIONS	BAADKING
OPTIONS	MARKING

• Package	
184-pin DIMM (Standard)	G
184-pin DIMM (Lead-free) <sup>1</sup>	Y
• Memory Clock/Speed, CAS Latency <sup>2</sup>	
7.5ns (133 Mhz), 266 MT/s, $CL = 2$	-262
7.5ns (133 Mhz), 266 MT/s, $CL = 2$	-26A
7.5ns (133 Mhz), 266 MT/s, CL = 2.5	-265
10ns (100 Mhz), 200 MT/s, CL = 2	-202
Circuit Board	

Standard (1.7in./43.18mm) See note, page 2 Low Profile (1.2in./30.48mm) See note, page 2

NOTE: 1. Contact Micron for availability of lead-free products.

2. CL = Device CAS (READ) Latency; registered mode adds one clock cycle to CL.

## **Table 1: Address Table**

	1GB	2GB	4GB
Refresh Count	8K	8K	8K
Row Addressing	8K (A0-A12)	8K (A0-A12)	16K (A0-A13)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Base Device Configuration	64 Megx 4	128 Meg x 4	256 Meg x 4
Column Addressing	2K (A0-A9, A11)	4K (A0-A9, A11, A12)	4K (A0-A9, A11, A12)
Module Rank Addressing	2 (S0#, S1#)	2 (S0#, S1#)	2 (S0#, S1#)

**Table 2: Part Numbers and Timing Parameters** 

PARTNUMBER	MODULE DENSITY	CONFIGURATION	MODULE BANDWIDTH	MEMORY CLOCK, DATA RATE	LATENCY (CL - <sup>t</sup> RCD - <sup>t</sup> RP)
MT36VDDT12872G-262	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT12872Y-262	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT12872G-26A	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT12872Y-26A	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT12872G-265	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT12872Y-265	1GB	128 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT12872G-202	1GB	128 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2
MT36VDDT12872Y-202	1GB	128 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2
MT36VDDT25672G-262	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT25672Y-262	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT25672G-26A	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT25672Y-26A	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT25672G-265	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT25672Y-265	2GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT25672G-202	2GB	256 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2
MT36VDDT25672Y-202	2GB	256 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2
MT36VDDT51272G-262	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT51272Y-262	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-2-2
MT36VDDT51272G-26A	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT51272Y-26A	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2-3-3
MT36VDDT51272G-265	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT51272Y-265	4GB	256 Meg x 72	2.1 GB/s	7.5ns, 266 MT/s	2.5-3-3
MT36VDDT51272G-202	4GB	256 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2
MT36VDDT51272Y-202	4GB	256 Meg x 72	1.6 GB/s	10ns, 200 MT/s	2-2-2

#### NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT36VDDT12872G-265A1.

Table 3: Pin Assignment (184-Pin DIMM Front)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	24	DQ17	47	DQS8	70	VDD
2	DQ0	25	DQS2	48	A0	71	NC
3	Vss	26	Vss	49	CB2	72	DQ48
4	DQ1	27	A9	50	Vss	73	DQ49
5	DQS0	28	DQ18	51	CB3	74	VSS
6	DQ2	29	A7	52	BA1	75	DNU
7	Vdd	30	VddQ	53	DQ32	76	DNU
8	DQ3	31	DQ19	54	VddQ	77	VddQ
9	NC	32	A5	55	DQ33	78	DQS6
10	RESET#	33	DQ24	56	DQS4	79	DQ50
11	Vss	34	Vss	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	Vss	81	Vss
13	DQ9	36	DQS3	59	BA0	82	NC
14	DQS1	37	A4	60	DQ35	83	DQ56
15	VddQ	38	Vdd	61	DQ40	84	DQ57
16	DNU	39	DQ26	62	VddQ	85	Vdd
17	DNU	40	DQ27	63	WE#	86	DQS7
18	Vss	41	A2	64	DQ41	87	DQ58
19	DQ10	42	Vss	65	CAS#	88	DQ59
20	DQ11	43	A1	66	Vss	89	Vss
21	CKE0	44	CB0	67	DQS5	90	DNU
22	VddQ	45	CB1	68	DQ42	91	SDA
23	DQ16	46	VDD	69	DQ43	92	SCL


Table 4: Pin Assignment (184-Pin DIMM Back)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
93	Vss	116	Vss	139	Vss	162	DQ47
94	DQ4	117	DQ21	140	DQS17	163	NC
95	DQ5	118	A11	141	A10	164	VddQ
96	VddQ	119	DQS11	142	CB6	165	DQ52
97	DQS9	120	VDD	143	VddQ	166	DQ53
98	DQ6	121	DQ22	144	CB7	167	A13
99	DQ7	122	A8	145	Vss	168	Vdd
100	Vss	123	DQ23	146	DQ36	169	DQS15
101	NC	124	Vss	147	DQ37	170	DQ54
102	NC	125	A6	148	Vdd	171	DQ55
103	NC	126	DQ28	149	DQS13	172	VddQ
104	VddQ	127	DQ29	150	DQ38	173	NC
105	DQ12	128	VddQ	151	DQ39	174	DQ60
106	DQ13	129	DQS12	152	Vss	175	DQ61
107	DQS10	130	A3	153	DQ44	176	Vss
108	Vdd	131	DQ30	154	RAS#	177	DQS16
109	DQ14	132	Vss	155	DQ45	178	DQ62
110	DQ15	133	DQ31	156	VddQ	179	DQ63
111	CKE1	134	CB4	157	S0#	180	VddQ
112	VddQ	135	CB5	158	S1#	181	SA0
113	NC	136	VddQ	159	DQS14	182	SA1
114	DQ20	137	CK0	160	Vss	183	SA2
115	A12	138	CK0#	161	DQ46	184	VDDSPD

NOTE:

Pin 167 is NC for 1GB and 2GB modules, A13 for 4GB module.

Figure 2: 184-Pin DIMM Pin Locations



# **Table 5: Pin Descriptions**

Pin numbers may not necessarily correlate with symbols. Refer to Pin Assignment tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
63, 65, 154	WE#, CAS#,	Input	Command Inputs: RAS#, CAS#, and WE# define the command being entered.
137, 138	CK0, CK0#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS) is referenced to the crossings of CK and CK#.
21, 111	CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK#, and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
157, 158	S#, S1#	Input	Chip Select: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
52, 59	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
27, 29, 32, 37, 41, 43, 48, 115, 118, 122, 125, 130, 141, 167 (4GB)	A0-A12 (1GB, 2GB) A0-A13 (4GB)	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the opcode during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
10	RESET#	Input	Asynchronously forces all register outputs LOW when RESET# is LOW. This signal can be used during power- up to ensure CKE is LOW and SDRAM DQs are High-Z.
91	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
92	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
181, 182, 183	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
44, 45, 49, 51, 134, 135, 142, 144	CB0-CB7	Input/ Output	Data I/Os: Check bits. ECC 1-bit error detection and correction.
5, 14, 25, 36, 47, 56, 67, 78, 86, 97, 107, 119, 129, 140, 149, 159, 169, 177	DQS0-DQS17	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.




# **Table 5: Pin Descriptions**

Pin numbers may not necessarily correlate with symbols. Refer to Pin Assignment tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
2, 4, 6, 8, 12, 13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.
1	VREF	Input	SSTL_2 reference voltage.
15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180	VDDQ	Supply	DQ Power Supply: +2.5V +0.2V.
7, 38, 46, 70, 85, 108, 120, 148, 168	VDD	Supply	Power Supply:+2.5V +0.2V.
3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176	Vss	Supply	Ground.
184	VDDSPD	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
9, 71, 82, 101, 102, 103, 113, 163, 167 (1GB, 2GB), 173	NC	_	No Connect: These pins should be left unconnected.
16, 17, 75, 76, 90	DNU	-	Do Not Use: These pins are not connected on this module but are assigned pins on other modules in this product family.

## Figure 3: Functional Block Diagram (Standard PCB)




#### NOTE:

- 1. All resistor values are  $22\Omega$  unless otherwise specified.
- 2. 'b' = bottom portion of stacked SDRAM, 't' = top portion of stacked SDRAM.
- Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part numbering guide at www.micron.com/numberguide.

MT46V64M4TG DDR SDRAMs for 1GB module MT46V128M4TG DDR SDRAMs for 2GB module MT46V256M4TG DDR SDRAMs for 4GB module

Figure 4: Functional Block Diagram (Low-Profile PCB)



#### NOTE:

- 1. All resistor values are  $22\Omega$  unless otherwise specified.
- 2. 'b' = bottom portion of stacked SDRAM, 't' = top portion of stacked SDRAM.
- Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part numbering guide at www.micron.com/numberguide.

MT46V64M4TG DDR SDRAMs for 1GB Module MT46V128M4TG DDR SDRAMs for 2GB Module MT46V256M4TG DDR SDRAMs for 4GB module



## **General Description**

The MT36VDDT12872, MT36VDDT25672 and MT36VDDT51272 are high-speed CMOS, dynamic random-access, 1GB, 2GB, and 4GB registered memory modules organized in a x72 (ECC) configuration. DDR SDRAM modules use internally configured quadbank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. Double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by DDR SDRAMs during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed [BA0, BA1 select device bank, A0–A12 (1GB, 2GB) or A0–A13 (4GB) select device row]. The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation,

thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 256Mb, 512Mb, and 1Gb DDR SDRAM component data sheets.

## **PLL and Register Operation**

DDR SDRAM modules operate in registered mode where the control/address input signals are latched in the register on one rising clock edge and sent to DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock). A phase-lock loop (PLL) on the module is used to redrive the differential clock signals CK and CK# to DDR SDRAM devices to minimize system clock loading.

## **Serial Presence- Detect Operation**

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

## **Mode Register Definition**

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 5, Mode Register Definition Diagram, on page 9. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in

progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A12 (1GB, 2GB) or A7–A13 (4GB) specify the operating mode.

## **Burst Length**

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A*i* when the burst length is set to two, by A2–A*i* when the burst length is set to four and by A3–A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration; see Note 5, of Table 6, Burst Definition Table, on page 10). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

## **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.


The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 6, Burst Definition Table, on page 10.

## Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency

can be set to 2 or 2.5 clocks, as shown in Figure 6, CAS Latency Diagram.

# Figure 5: Mode Register Definition Diagram



**Table 6: Burst Definition Table** 

	STA	ARTI	NG		CESSES WITHIN URST
BURST LENGTH	CC	DRE	ΛN	TYPE = SEQUENTIAL	TYPE = INTERLEAVED
			<b>A0</b>		
2			0	0-1	0-1
			1	1-0	1-0
		<b>A1</b>	A0		
_		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
	1 (		0	2-3-0-1	2-3-0-1
	1 1		1	3-0-1-2	3-2-1-0
	A2 A1 A0		Α0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
8	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0


#### NOTE:

- For a burst length of two, A1–Ai select the two-dataelement block; A0 selects the first access within the block.
- 2. For a burst length of four, A2–Ai select the four-dataelement block; A0-A1 select the first access within the
- For a burst length of eight, A3–Ai select the eight-dataelement block; A0–A2 select the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. Ai = A0, A9, A11 (1GB); Ai = A0, A9, A11, A12 (2GB, 4GB)

**Table 7: CAS Latency (CL) Table** 

	ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ)						
SPEED	CL = 2	CL = 2.5					
-262	75 ≤ f ≤ 133	75 ≤ f ≤ 133					
-26A	75 ≤ f ≤ 133	75 ≤ f ≤ 133					
-265	75 ≤ f ≤ 100	75 ≤ f ≤ 133					
-202	75 ≤ f ≤ 100	75 ≤ f ≤ 125					

**Figure 6: CAS Latency Diagram** 



If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 7, CAS Latency (CL) Table, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

## **Operating Mode**

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A12 (1GB, 2GB) or A7–A13 (4GB) each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A12 (1GB, 2GB) or A9–A13 (4GB) each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A12 (1GB, 2GB) or A7–A13 (4GB) are reserved for future use and/ or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

## **Extended Mode Register**


The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 7, Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both low) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

#### DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

# Figure 7: Extended Mode Register Definition Diagram



- 1. E14 and E13 (BA1 and BA0 for 1GB and 2GB or E15 and E14 for 4GB), must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
- 2. The QFC# option is not supported.



#### **Commands**

Truth Table 1 provides a general reference of available commands. For a more detailed description of

commands and operations, refer to the Micron 256Mb, 512Mb, or 1Gb DDR SDRAM component data sheet.

#### **Table 8: Commands Truth Table**

CKE is HIGH for all commands shown except SELF REFRESH

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select device bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select device bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select device bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	Х	4
PRECHARGE (Deactivate row in device bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

#### NOTE:

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0-BA1 provide device bank address and A0-A12 (1GB, 2GB) or A0-A13 (4GB) provide row address.
- 3. BA0-BA1 provide device bank address; A0-A9, A11 (1GB) or A0-A9, A11, A12 (2GB, 4GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to READ bursts with auto precharge disabled; this command is undefined (and should not be used) for read bursts with auto precharge enabled and for write bursts.
- 5. A10 LOW: BA0-BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A12 (1GB, 2GB) or A0-A13 (4GB) provide the op-code to be written to the selected mode register.

## **Table 9: DM Operation Truth Table**

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQ
Write Enable	L	Valid
Write Inhibit	Н	X

12



I/O Pins Voltage

# 1GB, 2GB, 4GB (x72, ECC, PLL) 184-PIN REGISTERED DDR SDRAM DIMM

## **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

VDD Supply Voltage Relative to Vss ....-1V to +3.6V VDDQ Supply Voltage Relative to Vss ...-1V to +3.6V VREF and Inputs Voltage Relative to Vss ....-1V to +3.6V

Relative to Vss.....-0.5V to VDDQ +0.5V

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Table 10: DC Electrical Characteristics and Operating Conditions**

Notes: 1–5, 14; notes appear on pages 19–22;  $0^{\circ}C \le T_A \le +70^{\circ}C$ 

PARAMETER/CONDITION	ON	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	VDD	2.3	2.7	V	32, 36	
I/O Supply Voltage		VddQ	2.3	2.7	V	32, 36, 39
I/O Reference Voltage		VREF	0.49 x VDDQ	0.51x VDDQ	V	6, 39
I/O Termination Voltage (system)		Vπ	VREF - 0.04	VREF + 0.04	V	7, 39
Input High (Logic 1) Voltage		VIH(DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL(DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT Any input $0V \le VIN \le VDD$ , VREF pin $0V \le VIN \le 1.35V$	Command/Address, RAS#, CAS#, WE#, S#, CKE	lı .	-5	5	μΑ	47
(All other pins not under test = 0V)	CK, CK#		-10	10	1	
	DM		-4	4	1	
OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ VOUT ≤ VDDQ)	loz	-10	10	μΑ	47	
OUTPUT LEVELS:	Іон	-16.8	_	mA	33, 34	
High Current (VOUT = VDDQ-0.373V, minimu Low Current (VOUT = 0.373V, maximum VRE		lol	16.8	-	mA	

## **Table 11: AC Input Operating Conditions**

Notes: 1–5, 14, 16; notes appear on pages 19–22;  $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V +0.2V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Vih(AC)	VREF + 0.310	-	V	12, 25, 35
Input Low (Logic 0) Voltage	VIL(AC)	_	VREF - 0.310	V	12, 25, 35
I/O Reference Voltage	VREF(AC)	0.49 x VDDQ	0.51 x VDDQ	V	6

# **Table 12: IDD Specifications and Conditions – 1GB**

**DDR SDRAM Components Only** 

Notes: 1–5, 8, 10,12; notes appear on pages 19–22;  $0^{\circ}\text{C} \le \text{T}_{A} \le +70^{\circ}\text{C}$ ; VDD = VDDQ = +2.5V +0.2V

				MAX			
PARAMETER/CONDITION		SYM	-262	-26A/ -265	-202	UNITS	NOTES
OPERATING CURRENT: One device bank; Active-Prech	narge; <sup>t</sup> RC = <sup>t</sup> RC	IDD0 <sup>a</sup>	2,322	1,962	2,232	mA	20, 42
(MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM and DQS inputs char clock cyle; Address and control inputs changing once cycles;							
OPERATING CURRENT: One device bank; Active-Read	-Precharge; Burst	IDD1 <sup>a</sup>	2,952	2,682	2,862	mA	20, 42
= 2; <sup>t</sup> RC = <sup>t</sup> RC (MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); IOUT = 0mA; Adinputs changing once per clock cycle	Idress and control						
PRECHARGE POWER-DOWN STANDBY CURRENT: All	device banks idle;	IDD2P <sup>b</sup>	144	144	144	mA	21, 28, 44
Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = (LOW)							
IDLE STANDBY CURRENT: CS# = HIGH; All device band MIN; CKE = HIGH; Address and other control inputs of clock cycle. VIN = VREF for DQ, DQS, and DM		IDD2F <sup>b</sup>	1,620	1,620	1,620	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One dev	rice bank active;	IDD3P <sup>b</sup>	900	900	1,080	mA	21, 28, 44
Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW							
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH;	; One device bank;	IDD3N <sub>p</sub>	1,800	1,800	1,800	mA	41
Active-Precharge; <sup>t</sup> RC = <sup>t</sup> RAS (MAX); <sup>t</sup> CK = <sup>t</sup> CK (MIN); inputs changing twice per clock cycle; Address and ot changing once per clock cycle							
OPERATING CURRENT: Burst = 2; Reads; Continuous k bank active; Address and control inputs changing on		IDD4R <sup>a</sup>	2,772	2,772	3,222	mA	20, 42
tCK = tCK (MIN); IOUT = 0mA			2 502	2 502	2 402		20
OPERATING CURRENT: Burst = 2; Writes; Continuous bank active; Address and control inputs changing on	ce per clock cycle;	IDD4W <sup>a</sup>	2,502	2,502	3,492	mA	20
${}^{t}CK = {}^{t}CK$ (MIN); DQ, DM, and DQS inputs changing to cycle	twice per clock						
AUTO REFRESH CURRENT	IDD5 <sup>b</sup>	8,460	8,460	8,820	mA	20, 42	
	Idd5a <sup>b</sup>	216	216	216	mA	20, 44	
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD6 <sup>b</sup>	144	144	144	mA	9	
OPERATING CURRENT: Four device bank interleaving	IDD7 <sup>a</sup>	6,372	6,372	6,642	mA	20, 43	
with auto precharge with <sup>t</sup> RC = minimum <sup>t</sup> RC allowed Address and control inputs change only during active commands.	d; ${}^{t}CK = {}^{t}CK \text{ (MIN)};$						

- a Value calculated as one module rank in this operating condition, and all other module ranks in precharge power-down mode.
- b Value calculated reflects all module ranks in this operating condition.

# **Table 13: IDD Specifications and Conditions – 2GB**

**DDR SDRAM Components Only** 

Notes: 1–5, 8, 10,12; notes appear on pages 19–22;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V +0.2V

			MAX				
PARAMETER/CONDITION		SYM	-262	-26A/ -265	-202	UNITS	NOTES
OPERATING CURRENT: One device bank; Active-Prech	narge; <sup>t</sup> RC = <sup>t</sup> RC	IDD0 <sup>a</sup>	2,430	2,160	2,160	mA	20, 42
(MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM and DQS inputs char clock cyle; Address and control inputs changing once cycles							
OPERATING CURRENT: One device bank; Active-Read = 2; <sup>t</sup> RC = <sup>t</sup> RC (MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); IOUT = 0mA; Actinputs changing once per clock cycle	•	IDD1 <sup>a</sup>	2,970	2,700	2,700	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: All Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = (LOW)	device banks idle;	IDD2P <sup>b</sup>	180	180	180	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device ban MIN; CKE = HIGH; Address and other control inputs of clock cycle. VIN = VREF for DQ, DQS, and DM		IDD2F <sup>b</sup>	1,620	1,440	1,440	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One dev	rice bank active;	IDD3P <sup>b</sup>	1,260	1,080	1,080	mA	21, 28, 44
Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW							
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH;		IDD3Nр	1,620	1,440	1,440	mA	41
Active-Precharge; <sup>†</sup> RC = <sup>†</sup> RAS (MAX); <sup>†</sup> CK = <sup>†</sup> CK (MIN); inputs changing twice per clock cycle; Address and ot changing once per clock cycle							
OPERATING CURRENT: Burst = 2; Reads; Continuous & bank active; Address and control inputs changing on <sup>†</sup> CK = <sup>†</sup> CK (MIN); IOUT = 0mA		IDD4R <sup>a</sup>	3,060	2,700	2,700	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuous bank active; Address and control inputs changing on <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and DQS inputs changing to	ce per clock cycle;	IDD4W <sup>a</sup>	2,880	2,520	2,520	mA	20
AUTO REFRESH CURRENT	IDD5 <sup>b</sup>	10,440	10,080	10,080	mA	20, 42	
	IDD5A <sup>b</sup>	360	360	360	mA	20, 44	
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD6 <sup>b</sup>	180	180	180	mA	9	
OPERATING CURRENT: Four device bank interleaving	IDD7 <sup>a</sup>	7,290	6,390	6,390	mA	20, 43	
with auto precharge with <sup>t</sup> RC = minimum <sup>t</sup> RC allowed Address and control inputs change only during active commands.	d; ${}^{t}CK = {}^{t}CK \text{ (MIN)};$	.53,					

- a Value calculated as one module rank in this operating condition, and all other module ranks in precharge power-down mode.
- b Value calculated reflects all module ranks in this operating condition.

# **Table 14: IDD Specifications and Conditions – 4GB**

**DDR SDRAM Components Only** 

Notes: 1–5, 8, 10,12; notes appear on pages 19–22;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V +0.2V

PARAMETER/CONDITION	PARAMETER/CONDITION						
OPERATING CURRENT: One device bank; Active-Prech	narge; <sup>t</sup> RC = <sup>t</sup> RC	IDD0 <sup>a</sup>	TBD	2,790	2,610	mA	20, 42
(MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM and DQS inputs char	J J .						
clock cyle; Address and control inputs changing once	e every two clock						
cycles						_	
OPERATING CURRENT: One device bank; Active-Read	•	IDD1 <sup>a</sup>	TBD	3,420	3,240	mA	20, 42
= 2; <sup>t</sup> RC = <sup>t</sup> RC (MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); IOUT = 0mA; Ac inputs changing once per clock cycle	dress and control						
PRECHARGE POWER-DOWN STANDBY CURRENT: All	device banks idle;	IDD2P <sup>b</sup>	TBD	360	360	mA	21, 28, 44
Power-down mode; ${}^{t}CK = {}^{t}CK$ (MIN); CKE = (LOW)							
IDLE STANDBY CURRENT: CS# = HIGH; All device ban MIN; CKE = HIGH; Address and other control inputs of		IDD2F <sup>b</sup>	TBD	1,260	1,170	mA	45
clock cycle. Vin = VREF for DQ, DQS, and DM	nanging once per						
ACTIVE POWER-DOWN STANDBY CURRENT: One dev	rice bank active;	IDD3Pb	TBD	720	630	mA	21, 28, 44
Power-down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW							
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH;	One device bank;	IDD3Nb	TBD	990	900	mA	41
Active-Precharge; ${}^{t}RC = {}^{t}RAS (MAX); {}^{t}CK = {}^{t}CK (MIN);$	••						
inputs changing twice per clock cycle; Address and ot	ther control inputs						
changing once per clock cycle  OPERATING CURRENT: Burst = 2; Reads; Continuous I	aat. On a davida	2	TBD	2.700	3,240	A	20, 42
bank active; Address and control inputs changing on	•	IDD4R <sup>a</sup>	IRD	3,780	3,240	mA	20, 42
$^{t}$ CK = $^{t}$ CK (MIN); IOUT = 0mA	ice per clock cycle,						
OPERATING CURRENT: Burst = 2; Writes; Continuous burs	t. One device bank	IDD4W <sup>a</sup>	TBD	3,960	3,420	mA	20
active; Address and control inputs changing once per clo	•	100400		5,555	0,0		
(MIN); DQ, DM, and DQS inputs changing twice per clock							
AUTO REFRESH CURRENT	IDD5 <sup>b</sup>	TBD	6,120	5,310	mA	20, 42	
	IDD5A <sup>b</sup>	TBD	360	360	mA	20, 44	
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD6 <sup>b</sup>	TBD	342	342	mA	9	
OPERATING CURRENT: Four device bank interleaving	IDD7 <sup>a</sup>	TBD	8,910	8,460	mA	20, 43	
with auto precharge with <sup>t</sup> RC = minimum <sup>t</sup> RC allowed							
Address and control inputs change only during activ commands.	e READ or WRITE						

#### NOTE:

- a Value calculated as one module rank in this operating condition, and all other module ranks in precharge power-down mode.
- b Value calculated reflects all module ranks in this operating condition.

# **Table 15: Capacitance**

Note: 11; notes appear on pages 19-22

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input/Output Capacitance: DQ, DQS	Cıo	8.0	10.0	pF
Input Capacitance: Command and Address, CKE, CK, CK#	CI1	2.5	3.5	pF

# Table 16: DDR SDRAM Device Electrical Characteristics and Recommended AC Operating Conditions

Notes: 1–5, 12–15, 29; notes appear on pages 19–22;  $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V +0.2V

ACCHARACTERISTICS			-2	262	-26	\/-265	-2	202		
PARAMETER		SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQ from CK/CK#		<sup>t</sup> AC	-0.70	+0.70	-0.75	+0.75	-0.8	+0.8	ns	
CK high-level width	<sup>t</sup> CH	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	26	
CK low-level width	<sup>t</sup> CL	0.45	0.55	0.45	0.55	0.45	0.55	<sup>t</sup> CK	26	
Clock cycle time	CL = 2.5	<sup>t</sup> CK	6	13	7.5	13	8	13	ns	40, 46
		(2.5)								
	CL = 2	<sup>t</sup> CK (2)	7.5	13	10/ 7.5	13	10	13	ns	40, 46
DQ and DM input hold time relative to DQS	5	<sup>t</sup> DH	0.45		0.5		0.6		ns	23, 27
DQ and DM input setup time relative to DQ	S	<sup>t</sup> DS	0.45		0.5		0.6		ns	23, 27
DQ and DM input pulse width (for each inp	ut)	<sup>t</sup> DIPW	1.75		1.75		2		ns	27
Access window of DQS from CK/CK#		<sup>t</sup> DQSCK	-0.65	+0.6	-0.75	+0.75	-0.8	+0.8	ns	
DQS input high pulse width		<sup>t</sup> DQSH	0.35		0.35		0.35		<sup>t</sup> CK	
DQS input low pulse width		<sup>t</sup> DQSL	0.35		0.35		0.35		<sup>t</sup> CK	
DQS-DQ skew, DQS to last DQ valid, per groaccess	oup, per	<sup>t</sup> DQSQ		0.45		0.5		0.6	ns	22, 23
Write command to first DQS latching transi	tion	<sup>t</sup> DQSS	0.75	1.25	0.75	1.25	0.75	1.25	<sup>t</sup> CK	
DQS falling edge to CK rising - setup time		<sup>t</sup> DSS	0.2		0.2		0.2		<sup>t</sup> CK	
DQS falling edge from CK rising - hold time	DQS falling edge from CK rising - hold time				0.2		0.2		<sup>t</sup> CK	
Half clock period		<sup>t</sup> HP	<sup>t</sup> Cŀ	l, <sup>t</sup> CL	<sup>t</sup> Cŀ	l, <sup>t</sup> CL	<sup>t</sup> CH	l, <sup>t</sup> CL	ns	30
Data-out high-impedance window from CK	/CK#	<sup>t</sup> HZ		+0.7		+0.75		+0.8	ns	16, 37
Data-outl ow-impedance window from CK/0	CK#	<sup>t</sup> LZ	-0.7		-0.75		-0.8		ns	16, 38
Address and control input hold time (fast slev		<sup>t</sup> IH <sub>F</sub>	0.75		0.90		1.1		ns	12
Address and control input setup time (fast slew		<sup>t</sup> IS <sub>F</sub>	0.75		0.90		1.1		ns	12
Address and control input hold time (slow s	lew rate)	<sup>t</sup> IH <sub>S</sub>	8.0		1		1.1		ns	
Address and control input setup time (slow	slew rate)	$^{t}IS_{S}$	0.8		1		1.1		ns	
LOAD MODE REGISTER command cycle time	9	<sup>t</sup> MRD	15		15		16		ns	
DQ-DQS hold, DQS to first DQ to go non-valid access	d, per	<sup>t</sup> QH	<sup>t</sup> HP	- <sup>t</sup> QHS	<sup>t</sup> HP	- <sup>t</sup> QHS	<sup>t</sup> HP	- <sup>t</sup> QHS	ns	22, 23
Data Hold Skew Factor		<sup>t</sup> QHS		0.75		0.75		1	ns	
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	40	120,000	40	120,000	40	120,000	ns	31
ACTIVE to READ with Auto precharge comm	nand	<sup>t</sup> RAP	15		20		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command	d period	<sup>t</sup> RC	60		65		70		ns	
AUTO REFRESH command period	1GB, 2GB 4GB	<sup>t</sup> RFC	75 120		75 120		80 120		ns ns	44 44
ACTIVE to READ or WRITE delay	1	<sup>t</sup> RCD	15		20		20		ns	
PRECHARGE command period		t <sub>RP</sub>	15		20		20		ns	
DQS read preamble		<sup>t</sup> RPRE	0.9	1.1	0.9	1.1	0.9	1.1	<sup>t</sup> CK	37
DQS read postamble		<sup>t</sup> RPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	


# Table 16: DDR SDRAM Device Electrical Characteristics and Recommended AC Operating Conditions (Continued)

Notes: 1–5, 12–15, 29; notes appear on pages 19–22;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.5V +0.2V

ACCHARACTERISTICS			-262		-26A/-265		-2	:02		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES	
ACTIVE bank a to ACTIVE bank b command		<sup>t</sup> RRD	15		15		15		ns	
DQS write preamble		<sup>t</sup> WPRE	0.25		0.25		0.25		<sup>t</sup> CK	
DQS write preamble setup time		<sup>t</sup> WPRES	0		0		0		ns	18, 19
DQS write postamble		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	<sup>t</sup> CK	17
Write recovery time		<sup>t</sup> WR	15		15		15		ns	
Internal WRITE to READ command delay		<sup>t</sup> WTR	1		1		1		<sup>t</sup> CK	
Data valid output window (DVW)		na	<sup>t</sup> QH -	<sup>t</sup> DQSQ	<sup>t</sup> QH -	<sup>t</sup> DQSQ	<sup>t</sup> QH -	<sup>t</sup> DQSQ	ns	22
REFRESHto REFRESH command interval		<sup>t</sup> REFC		70.3		70.3		70.3	μs	21
Average periodic refresh interval		<sup>t</sup> REFI		7.8		7.8		7.8	μs	21
Terminating voltage delay to VDD		<sup>t</sup> VTD	0		0		0		ns	
Exit SELF REFRESH to non-READ command 1GB, 2GB		<sup>t</sup> XSNR	75		75		80		ns	
4GB		VOIAL	127.5		127.5		127.5		ns	
Exit SELF REFRESH to READ command		<sup>t</sup> XSRD	200		200		200		<sup>t</sup> CK	

#### **Notes**

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(ac) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value, so Vref is allowed ±25mV for DC error and ±25mV for AC noise from VDDQ/2. Measurement taken at the nearest VREF bypass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -262, -26A, and -202; CL = 2.5 for -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD =  $\pm 2.5V \pm 0.2V$ , VDDQ =  $\pm 2.5V \pm 0.2V$ , VREF = VSS, f =  $\pm 100$  MHz, T<sub>A</sub> =  $\pm 25$ °C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) =

- 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. Command/Address input slew rate = 0.5V/ns. For -262, -26A, and -265 with slew rates 1V/ns and faster, <sup>t</sup>IS and <sup>t</sup>IH are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: <sup>t</sup>IS has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns, and <sup>t</sup>IH remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE ≤ 0.3 x VDDQ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. <sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. If DQS transitions to HIGH above VIH (DC) MIN, then it must not transition to LOW below VIH (DC) MIN prior to <sup>t</sup>DQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on <sup>t</sup>DQSS.
- 20. MIN (<sup>t</sup>RC or <sup>t</sup>RFC) for IDD measurements is the smallest multiple of <sup>t</sup>CK that meets the minimum absolute value for the respective parameter. <sup>t</sup>RAS (MAX) for IDD measurements is the largest multiple of <sup>t</sup>CK that meets the maximum absolute value for <sup>t</sup>RAS.
- 21. The refresh period 64ms. This equates to an average refresh rate of 7.8/70.3. However, an AUTO REFRESH command must be asserted at least once every 140.6µs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.

- 22. The valid data window is derived by achieving other specifications: <sup>t</sup>HP (<sup>t</sup>CK/2), <sup>t</sup>DQSQ, and <sup>t</sup>QH (<sup>t</sup>QH = <sup>t</sup>HP <sup>t</sup>QHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 8, Derating Data Valid Window (<sup>t</sup>QH <sup>t</sup>DQSQ), shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each DQ byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (<sup>t</sup>RFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).

- 26. JEDEC specifies CK and CK# input slew rate must be  $\geq 1V/ns$  (2V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to <sup>t</sup>DS and <sup>t</sup>DH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount
- 30. <sup>t</sup>HP min is the lesser of <sup>t</sup>CL minimum and <sup>t</sup>CH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until <sup>t</sup>RAS(MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch must be less than 1/3 of the clock and not more than +400mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V, whichever is more positive.





Figure 8: Derating Data Valid Window (<sup>t</sup>QH - <sup>t</sup>DQSQ)


**Clock Duty Cycle** 

- 33. Normal Output Drive Curves:
  - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
  - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
  - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 10, Pull-Up Charactericstics.
  - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 10, Pull-Up Charactericstics.
  - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
  - f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
  - **Figure 9: Pull-Down Characteristics**



- 35. VIH overshoot: VIH(MAX) = VDDQ + 1.5V for a pulse width  $\leq$  3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width  $\leq$  3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. This maximum value is derived from the referenced test load. In practice, the values obtained in a typical terminated design may reflect up to 310ps less for <sup>t</sup>HZ (MAX) and the last DVW. <sup>t</sup>HZ (MAX) will prevail over <sup>t</sup>DQSCK (MAX) + <sup>t</sup>RPST (MAX) condition. <sup>t</sup>LZ (MIN) will prevail over <sup>t</sup>DQSCK (MIN) + <sup>t</sup>RPRE (MAX) condition.
- 38. For slew rates greater than 1V/ns the (LZ) transition will start about 310ps earlier.
- 39. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0.0V, provided a minimum of  $42\Omega$  of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. For the -262, -26A, and -265 speed grades, IDD3N is specified to be 35mA per DDR SDRAM device.
- 42. Random addressing changing and 50 percent of data changing at every transfer.
- 43. Random addressing changing and 100 percent of data changing at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until <sup>t</sup>REF later.

# **Figure 10: Pull-Up Charactericstics**





- 45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.

# **Table 17: Register Timing Requirements and Switching Characteristics**

Note: 1

				0°C ≤ T <sub>A</sub> VDD = 2.5			
REGISTER	SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS	NOTES
	<sup>t</sup> CK	Clock Frequency		60	170	MHz	
	<sup>t</sup> PD	Clock to Output Time	30pF to GND and $50\Omega$ to VTT	1.1	2.7	ns	
	<sup>t</sup> RST	Reset to Output Time		-	5	ns	
	<sup>t</sup> SL	Output Slew Rate		0.5	4	V/ns	
SSTL (bit pattern by	<sup>t</sup> su	Setup time, fast slew rate (see Notes 1 and 3)		_	0.75	ns	2, 4
JESD82-3 or JESD82-4)		Setup time, slow slew rate (see Notes 2 and 3)		-	0.9	ns	3, 4
	<sup>t</sup> h	Hold time, fast slew rate (see Notes 1 and 3)		_	0.75	ns	2, 4
		Hold time, slow slew rate (see Notes 2 and 3)		_	0.9	ns	3, 4
	<sup>C</sup> IN(CK)	Clock Input Capacitance		2.5	3.5	рF	
	<sup>C</sup> IN(data)	Data Input Capacitance		2.5	3.5	pF	


- 1. The timing specifications for the register listed above are critical for proper operation of the DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information on this part has been shown at the JEDEC JC-40 Committee. Please contact Micron Technology's Module Applications Team if further information on the specific register model is required.
- 2. For data signal, input slew rate  $\geq 1$  V/ns.
- 3. For data signal, input slew rate  $\geq$  0.5 V/ns and < 1 V/ns.
- 4. For CK and CK# signals, input slew rates are ≥ 1 V/ns.

## **Table 18: PLL Clock Driver Timing Requirements and Switching Characteristics**

Note: 1; specifications for the PLL component used on the module

PARAMETER	SYMBOL	TEST CONDITIONS	0°C ≤ T <sub>A</sub> 2.5	≤ +70°0 V ± 0.2°		UNITS	NOTES
			MIN	NOM	MAX		
Clock frequency	fC		66		167	MHz	2, 3
Input clock duty cycle			40%		60%		
Stabilization time <sup>1</sup>					0.1	ms	4
Low-to high level propagation delay time	<sup>t</sup> PLH	CK mode/CK to any output	1.5	3.5	6	ns	
High-to low level propagation delay time	<sup>t</sup> PHL	CK mode/CK to any output	1.5	3.5	6	ns	5
Output enable time	<sup>t</sup> en	CK mode/G to any Y output		3		ns	
Output disable time	<sup>t</sup> dis	CK mode/G to any Y output		3		ns	6
Jitter (peak-to-peak)	<sup>t</sup> (jitter)	66 MHz			120	ps	6
	,	100/125/133/167 MHz			75		
Jitter (cycle-to-cycle)	<sup>t</sup> (jitter)	66 MHz			110	ps	7
	,	100/125/133/167 MHz			65		2, 3
Phase error	t(phase error)	Terminated with 120Ω/16pF	-150		150	ns	
	,						4
Output skew	<sup>t</sup> skew(o)	Terminated with 120Ω/16pF			100	ns	
Pulse skew	<sup>t</sup> dis	Terminated with 120Ω/16pF			100	ns	5
Duty cycle		66 MHz to 100 MHz	49.5%		50.5%		

- 1. The timing and switching specifications for the PLL listed above are critical for proper operation of the DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
- 2. The PLL must be able to handle spread spectrum induced skew.
- 3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low-speed system debug.)
- 4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
- 5. Static Phase Offset does not include Jitter.
- 6. Period jitter and half-period jitter specifications are separate specifications that must be met independently of each other.
- 7. The output slew rate is determined from the IBIS model:






Figure 11: Component Case Temperature Vs. Air Flow

- 1. Micron Technology, Inc., recommends a minimum air flow of 1 meter/second (~197 LFM) across 1GB, 2GB, and 4GB modules when installed in a system.
- 2. The component case temperature measurements shown above were obtained experimentally. The typical system to be used for experimental purposes is a dual-processor 600 MHz work station, fully loaded, with four comparable registered memory modules. Case temperatures charted represent worst-case component locations on modules installed in the internal slots of the system.
- 3. Temperature versus air speed data is obtained by performing experiments with the system motherboard removed from its case and mounted in a Eiffel-type low air speed wind tunnel. Peripheral devices installed on the system motherboard for testing are the processor(s) and video card, all other peripheral devices are mounted outside of the wind tunnel test chamber.
- 4. The memory diagnostic software used for determining worst-case component temperatures is a memory diagnostic software application developed for internal use by Micron Technology, Inc.

#### **SPD Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).


#### **SPD Start Condition**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

## **SPD Stop Condition**

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

Figure 12: Data Validity



#### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response from Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 13: Definition of Start and Stop





Figure 14: Acknowledge Response from Receiver



# **Table 19: EEPROM Device Select Code**


Most significant bit (b7) is sent first

SELECT CODE	DEVIC	IER	СН	RW				
SEECI CODE	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	R₩

# **Table 20: EEPROM Operating Modes**

MODE	RW BIT	WC	BYTES	INITIAL SEQUENCE
Current Address Read	1	VIH or VIL	1	START, Device Select, $R\overline{W} = '1'$
Random Address Read	0	VIH or VIL	1	START, Device Select, $R\overline{W} = '0'$ , Address
	1	VIH or VIL	1	reSTART, Device Select, $R\overline{W} = '1'$
Sequential Read	1	VIH or VIL	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, $R\overline{W} = '0'$
Page Write	0	VIL	≤ 16	START, Device Select, $R\overline{W} = '0'$

Figure 15: SPD EEPROM Timing Diagram



## **Table 21: Serial Presence-Detect EEPROM DC Operating Conditions**

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	VDDSPD	2.3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	VIH	VDDSPD x 0.7	VDDSPD + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	VDDSPD x 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	-	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	ILI	-	10	μΑ
OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD	ILO	_	10	μΑ
STANDBY CURRENT: SCL = SDA = VDD - 0.3V;	ISB	_	30	μΑ
All other inputs = Vss or VDD				
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	IDD	_	2	mA

## **Table 22: Serial Presence-Detect EEPROM AC Operating Conditions**

All voltages referenced to Vss; VDDSPD = +2.3V TO +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	1.3		μs	
Data-out hold time	<sup>t</sup> DH	200		ns	
SDA and SCL fall time	<sup>t</sup> F		300	ns	2
Data-in hold time	tHD:DAT	0		μs	
Start condition hold time	tHD:STA	0.6		μs	
Clock HIGH period	<sup>t</sup> HIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	t <sub>l</sub>		50	ns	
Clock LOW period	<sup>t</sup> LOW	1.3		μs	
SDA and SCL rise time	<sup>t</sup> R		0.3	μs	2
SCL clock frequency	†SCL		400	KHz	
Data-in setup time	<sup>t</sup> SU:DAT	100		ns	
Start condition setup time	<sup>t</sup> SU:STA	0.6		μs	3
Stop condition setup time	<sup>t</sup> SU:STO	0.6		μs	
WRITE cycle time	<sup>t</sup> WRC		10	ms	4

- 1. To aviod spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (<sup>t</sup>WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

**Table 23: Serial Presence-Detect Matrix** 

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

ВҮТЕ	DESCRIPTION	ENTRY (VERSION)	MT36VDDT12872	MT36VDDT25672	MT36VDDT51272
0	Number of Bytes Used by Micron	128	80	80	80
1	Total Number of SPD Memory Bytes	256	08	08	08
2	Memory Type	SDRAM DDR	07	07	07
3	Number of Row Addresses	13, 14	0D	0D	0E
4	Number of Column Addresses	11 or 12	0B	0C	0C
5	Number of Module Ranks	2	02	02	02
6	Module Data Width	72	48	48	48
7	Module Data Width (continued)	0	00	00	00
8	Module Voltage Interface Levels	SSTL 2.5V	04	04	04
9	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency	7ns (-262/-26A)	70	70	70
	= 2.5, (See note 1)	7.5ns (-265)	75	75	75
		8ns (-202)	80	80	80
10	SDRAM Access From Clock, <sup>t</sup> AC, CAS	0.75ns (-262/-26A/-265)		75	75
	Latency = 2.5	0.8ns (-202)	80	80	80
11	Module Configuration Type	ECC	02	02	02
12	Refresh Rate/ Type	7.81µs/SELF	82	82	82
13	SDRAM Width (Primary SDRAM)	x4	04	04	04
14	Error-checking SDRAM Data Width	x4	04	04	04
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01	01	01
16	Burst Lengths Supported	2, 4, 8	0E	0E	0E
17	Number of Banks on SDRAM Device	4	04	04	04
18	CAS Latencies Supported	2, 2.5	0C	0C	0C
19	CS Latency	0	01	01	01
20	WE Latency	1	02	02	02
21	SDRAM Module Attributes	REGISTERED, PLL	26	26	26
22	SDRAM Device Attributes: General	Fast/Concurrent AP	C0	C0	C0
23	SDRAM Cycle Time, <sup>t</sup> CK,	7.5ns (-262/-26A)	75	75	75
	CAS Latency = 2	10ns (-265/-202)	A0	A0	A0
24	SDRAM Cycle Time, <sup>t</sup> CK,	0.75ns (-262/-26A/-265)	75	75	75
	CAS Latency = 2	0.8ns (-202)	80	80	80
25	SDRAM Cycle Time, <sup>t</sup> CK, CAS Latency = 1	N/A	00	00	00
26	SDRAM Access From CK , <sup>t</sup> AC, CAS Latency = 1	N/A	00	00	00
27	Minimum Row Precharge Time, <sup>t</sup> RP	15ns (-262) 20ns (-26A/-265/-202)	3C 50	50	50
28	Minimum Row Active to Row Active, <sup>t</sup> RRD	15ns	3C	3C	3C
29	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	15ns (-262) 20ns (-26A/-265/-202)	3C 50	3C 50	3C 50
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS (See note 2)	45ns(-262/-26A/-265) 40ns (-202)	2D 28	2D 28	2D 28
31	Module Rank Density	512MB,1GB	80	01	02

### **Table 23: Serial Presence-Detect Matrix**


"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

		ENTRY				
BYTE	DESCRIPTION	(VERSION)	MT36VDDT12872	MT36VDDT25672	MT36VDDT51272	
32	Address and Command Setup Time,	1.0ns (-262/-26A/-265)	A0	A0	A0	
	tIS, (See note 2)	1.1ns (-202)	В0	В0	B0	
33	Address and Command Hold Time,	1.0ns (-262/-26A/-265)	A0	A0	A0	
	<sup>t</sup> IH, (See note 2)	1.1ns (-202)	В0	В0	ВО	
34	Data/Data Mask Input Setup Time,	0.5ns (-262/-26A/-265)	50	50	50	
	t <sub>DS</sub>	0.6ns (-202)	60	60	60	
35	Data/Data Mask Input Hold Time, <sup>t</sup> DH	0.5ns (-262/-26A/-	50	50	50	
	Buta, Buta Wask Input Flora Time, Bir	265)	60	60	60	
		0.6ns (-202)				
36-40	Reserved		00	00	00	
41	Minimum Active/Auto Refresh Time,	60ns (-262)	3C	3C	3C	
	<sup>t</sup> RC	65ns (-26A/-265)	41	41	41	
42		70ns (-202)	46	46	46	
42	Minimum Auto Refresh to Active/	75ns (-262/-26A/-265) 80ns (-202)	4B 50	4B 50	_	
	Auto Refresh Command Period, <sup>t</sup> RFC	120ns (4GB, all speeds)		- -	- 78	
43	Maximum Cycle Time, <sup>t</sup> CK(MAX)	<sup>t</sup> CK (MAX) = 13.0ns	34	34	34	
44	Maximum DQS-DQ Skew Time,	0.5ns (-262/-26A/-265)	32	32	32	
	tDQSQ	0.6ns (-202)	3C	3C	3C	
45	Maximum Read Data Hold Skew	0.75ns (-262/-26A/-265)		75	75	
	Factor, <sup>t</sup> QHS	1.0ns (-202)	A0	A0	A0	
	Reserved	( = = = ,	00	00	00	
47	DIMM Height	Standard/Low-Profile	10/01	10/01	10/01	
	Reserved	Standard/Low-Frome	00	00	00	
	SPD Revision	Release 1.0	10	10	10	
63	Checksum for Bytes 0–62	-262	1B/0C	9D/90	CC/BD	
03	Checksum for Bytes 0–62	-26A	48/39	CA/BB	F9/EA	
		-265	78/69	FA/EB	29/1A	
		-202	13/04	95/88	BF/B0	
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C	2C	
65-71	Manufacturer's JEDEC ID Code		00	00	00	
72	Manufacturing Location	1 - 12	01 - 0C	01 - 0C	01 - 0C	
73-90	Module Part Number (ASCII)		Variable Data	Variable Data	Variable Data	
91	PCB Identification Code	1 - 9	01 - 09	01 - 09	01 - 09	
92	Identification Code (Continued)	0	00	00	00	
93	Year of Manufacture in BCD		Variable Data	Variable Data	Variable Data	
94	Week of Manufacture in BCD		Variable Data	Variable Data	Variable Data	
95-98	Module Serial Number		Variable Data	Variable Data	Variable Data	
	Manufacturer-Specific Data (RSVD)		_	_	_	
NOTE:	1 , ,		l			

- 1. Value for -26A <sup>t</sup>CK is set at 7ns (0x70) for optimum BIOS compatibility. Actual device spec. value is 7.5ns.
- 2. The value for <sup>t</sup>RAS for -26A and -265 modules is calculated from <sup>t</sup>RC <sup>t</sup>RP. Actual device spec is 40ns.
- 3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.




Figure 16: Standard 184-Pin DIMM Dimensions



NOTE:

All dimensions are in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

Figure 17: Low-Profile 184-Pin DIMM Dimensions



NOTE:

All dimensions are in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

## **Data Sheet Designation**

Advance: This datasheet contains initial descriptions of products still under development. The Advance designation applies to MT36VDDT25672 and MT36VDDT51272 only.

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete

power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur. The Released designation applies to MT36VDDT12872 only.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.