

1 sur 2 4/28/2011 11:35 AM



04-14-2009 01:21 PM

mailavj wrote:

Hi Gabor

pixel clock is 250MHz and i am using XC5V SXT device

i cannot increase clock rate.

But if i go for an adder as u explained, i may need a comparison stage before adder to make sure new pixel is not in same bin right? Thanks for your help

Thanks Aravind

Right. This may be hard to accomplish at 250 MHz. The critical path goes from reading the current bin through an adder (if your histogram uses the same value for all pixels, this is really an incrementer) to setup to write the bin back. If you don't use the output register on the block RAM, you are already starting with a large part of your 4 ns eaten up on the clock to output of the RAM. If you use the BRAM output register, you have an extra pipeline stage and then you need to check if the current bin was updated by either of the previous two pixels.

Assuming you can meet the timing, the simplest approach needs only one pipeline stage so the read address on one port of the BRAM comes on the cycle before the write address on the other port. Then you have one clock period to increment the current bin value (if the pixel has changed bins) or the previous adder value (if the pixel is on the same bin as the previous one). You can pipeline the comparison, but you still end up with a multiplexer and an adder in the critical timing path.

If you can't meet timing this way it gets a little more complex because to add another pipeline stage you need to compare the current pixel against the previous two pixels and use the appropriate sum if it matches either or both of the previous pixels.

I have done a similar histogram. In my case I had 10 pixels at a time at 66 MHz. I used 10 block RAMs running at 132 MHz to update on every other clock cycle. This way I could do the histogram using a single port of the RAM. The other port was used to access the histogram and clear it out for the next frame. It would also be possible to go with a single ported RAM in this case and use half as many block RAMs by using each port for a separate pixel.

Regards, Gabor

Reply

Message Listing

Previous Topic Next Topic

POWERED BY # lithium

Investors

Feedback Legal Privacy Trademarks

Siteman







© Copyright 2011 Xilinx

2 sur 2 4/28/2011 11:35 AM