



DETAIL A 🛆




SCALE 4:1 LEFT OFFSET KEYWAY REFER TO VARIATIONS (xA)



SCALE 4:1
RIGHT OFFSET KEYWAY
REFER TO VARIATIONS
(xC)

JEDEC	TITLE	ISSUE	DATE	ITEM	SHEET
SOLID STATE PRODUCT OUTLINE	DUAL INLINE MEMORY MODULE (DIMM) FAMILY 184 PIN DDR 1.27mm CONTACT CENTERS	A	AUG 1998	M0-206	2 OF 5



184-PIN DDR DIMM VARIATIONS

	A A 1		AВ 🗘				NOTES			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
А	25.25	25.40	25.55	25.25	25.40	25.55	25.25	25.40	25.55	
ΑΙ		2.30BSC		2.30BSC						
A 2		10.00BSC		10.00BSC						
А3		17.80BSC			17.80BSC					
A 4		19.80BSC			19.80BSC			1		
A 5	0.05	0.20	0.35	0.05	0.20	0.35	0.05	0.20	0.35	
D	138.30	138.45	138.60	138.30	138.45	138.60	138.30	138.45	138.60	13
DI	133.20	133.35	133.50	133.20	133.35	133.50	133.20	133.35	133.50	
D2	128.95BSC		128.95BSC		128.95BSC					
D3		2.175BSC		3.I75BSC		4.I75BSC				
D 4		6.62BSC		7.62BSC		8.62BSC				
E	-	-	9.00	- 9.00		- 9.00			5,9	
e l	64.77BSC		64.77BSC							
e 2	49.53BSC		49.53BSC							
N	184		184		184			7		
ISSUE										
REF										
NOTES	1,3			1,3			1,3			

	ва 🕰		вв 📤				NOTES			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Α	31.60	31.75	31.90	31.60	31.75	31.90	31.60	31.75	31.90	
ΑI		2.30BSC	•	2.30BSC						
A 2		10.00BSC			10.00BSC			10.00BSC		
А3		17.80BSC			17.80BSC					
A 4		19.80BSC		19.80BSC						
A 5	0.05	0.20	0.35	0.05	0.20	0.35	0.05	0.20	0.35	
D	138.30	138.45	138.60	138.30	138.45	138.60	138.30	138.45	138.60	13
DI	133.20	133.35	133.50	133.20	133.35	133.50	133.20	133.35	133.50	
D2	128.95BSC		128.95BSC		128.95BSC					
D3		2.175BSC		3.I75BSC		4.I75BSC				
D 4		6.62BSC		7.62BSC		8.62BSC				
E	-	-	9.00	-	-	9.00	1	Ī	9.00	5,9
e l	64.77BSC		64.77BSC							
e 2	49.53BSC		49.53BSC							
N	I 8 4		184			7				
ISSUE										
REF										
NOTES	S I, 3		١, 3							

IEDEO	TITLE	ISSUE	DATE	ITEM	SHEET
JEDEC SOLID STATE PRODUCT OUTLINE	DUAL INLINE MEMORY MODULE (DIMM) FAMILY 184 PIN DDR 1.27mm CONTACT CENTERS	A	AUG 1998	M0-206	4 OF 5

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2 TOLERANCES ON ALL DIMENSIONS ±0.13 UNLESS OTHERWISE SPECIFIED.
- 3 ALL DIMENSIONS ARE IN MILLIMETERS.
- 3.00 mm MINIMUM APPLIES TO BOTH 4.00 mm WIDE NOTCH LENGTH AND BORDER OF THE COMPONENT KEEPOUT AREA.
- DIMENSION APPLICABLE WHEN COMPONENTS MOUNTED ON BOTH SIDES OR ONE SIDE OF MODULE.
- CARD THICKNESS APPLIES ACROSS THE CONTACTS AND INCLUDES PLATING AND/OR METALIZATION. STRAIGHTNESS CALLOUT APPLIES TO ZONE DEFINED BY THE 4.00 CONTACT AREA DIMENSION FOR THE ENTIRE LENGTH OF 133.35.
- N IS THE TOTAL NUMBER OF CIRCUIT CONTACTS (PINS, LEADS, TABS, OR PADS).
- LEADING EDGE OF CONTACT PADS SPECIFIED BY THE KEEP OUT ZONE SHALL BE FREE OF BURRS AND EXTERNAL TIE BARS.
- 9\ WHEN SOJ DEVICES ARE USED FOR ASSEMBLY OF THIS MODULE, THE MAXIMUM THICKNESS OVERALL SHALL NOT EXCEED 9.00 mm. WHEN TSOP DEVICES ARE USED, THE MAXIMUM THICKNESS SHALL NOT EXCEED 3.67 mm.
- VARIATIONS IN A (HEIGHT) AND D3 (VOLTAGE)
 FOR EXAMPLE, VARIATION AA DENOTES 25.40 HEIGHT AND 2.5 VOLTS.
- THE JC-42.5 COMMITTEE CONTROLS THIS INFORMATION.
 IT IS SHOWN HERE FOR REFERENCE ONLY, AND IS SUBJECT TO CHANGE.
 XA = 2.5 VOLTS; XB = 1.8 VOLT; XC = TBD VOLTS
- BORDER OF COMPONENT KEEPOUT AREA.

 WHEN OPTIONAL EARS EXIST "D" IS CONTROLLING AND WHEN OPTIONAL EARS DO NOT EXIST "D" DOES NOT APPLY.

APPLICATION NOTES:

/14

OPTION 1 - PREFERABLE PLATING, ELECTROLYTIC GOLD PLATING 0.76
MICROMETERS MINIMUM OVER ELECTROLYTIC N; 2.0 MICROMETERS MIN.
OPTION 2 - ALTERNATE PLATING, GOLD PLATING 0.05-0.75 MICROMETERS
OVER N; 2.0 MICROMETERS MINIMUM MUST USE AN ELCTRONIC CONTACT
GRADE CORROSIVE BARRIER LUBRICANT.

FOR OPTIMUM PERFORMANCE, THE TIE BAR IS TO BE ON AN INTERNAL LAYER, SO THAT THE REMNANT CANNOT CAUSE CONTACT DAMAGE.

IEDEO	TITLE	ISSUE	DATE	ITEM	SHEET
JEDEC SOLID STATE PRODUCT OUTLINE	DUAL INLINE MEMORY MODULE (DIMM) FAMILY 184 PIN DDR 1.27mm CONTACT CENTERS	A	AUG 1998	MO-206	5 OF 5