

AR #21012 - Virtex-4 RocketIO - How do I set up the MGT to initialize correctly in my design?

Search Answers Database

 Search

All Recent Answers

[Today's Answers](#)[Yesterday](#)[Last 7 Days](#) Feedback  Print**Virtex-4 RocketIO - How do I set up the MGT to initialize correctly in my design?****Description**

Keywords: startup, GT11, condition, power

Urgency: Standard

General Description:

How do I set up the MGT to initialize correctly in my design?

AR#	21012
Part	FPGA-RocketIO
Last Modified	2005-04-21 00:00:00.0
Status	Active
Keywords	startup, GT11, condition, power

Solution**Startup Recommendations**

1. After power-up, make sure the inputs TX/RXCLKSTABLE going into the MGT are asserted.

In general, these should be tied to '1'.

For further information, please refer to the RocketIO User Guide, Clocking and Timing Considerations, Clock Distribution, RXCLKSTABLE and TXCLKSTABLE.

The TX/RXLOCK signals will not assert if the TX/RXCLKSTABLE signals do not go High. The TX/RXCLKSTABLE signals start the frequency calibration process whereby the PLL lock is determined.

2. Then issue a TX/RXPMARESET that lasts a minimum of 3 USRCLK cycles.
3. Wait for TX/RXLOCK. (NOTE: In the absence of a serial data stream, the receiver will repeatedly lock and unlock.)
4. Issue a TX/RXRESET that lasts a minimum of 3 USRCLK cycles.
5. Wait for a minimum of 5 USRCLKs.
6. Begin normal data transmission and reception.

The reset minimum widths are specified as 3 USRCLKs. Each clock domain will clock in the reset and release it. Three USRCLKs should be sufficient in all cases. Five USRCLKs are needed to allow the reset to be de-asserted internally.

[Jobs](#) [Events](#) [Webcasts](#) [News](#) [Feedback](#) [Sitemap](#) [Legal](#)

© 1994-2007 Xilinx, Inc. All Rights Reserved.