## **Answers Database**

## Virtex-4 Aurora - Special reset consideration for Virtex-4 Aurora designs

Answer Record: 29208

Family: Hardware

Product Line: MGT

Part: HW-Aurora

Version:

Last Modified: 09/11/07 04:06:07

Status: Active

## **Problem Description:**

Keywords: CORE, CORE Generator, LogiCORE, Aurora, GT11, Virtex 4, VHDL, Verilog

This Answer Record details a special consideration when designing reset logic around the Aurora Core top level.

## Solution 1:

There are two resets that go in to the Virtex-4 Aurora Core:

- 1. RESET This port resets the core logic and initialization state machines. It does not reset the MGTs. This reset port must be asserted synchronously to USER\_CLK.
- 2. PMA\_INIT This port re-initializes the MGT by resetting the GT11\_INIT blocks. Asserting this port will reset the MGTs and the Aurora Core initialization logic. This reset port must be asserted synchronously to INIT\_CLK.

NOTE: These reset ports are not asynchronous. They must be asserted on the appropriate clock edge. RESET must be asserted synchronous to USER\_CLK, and PMA\_INIT must be asserted synchronous to INIT\_CLK.

1 sur 1 2007-10-10 09:12