

AR #29912 - MIG v2.0 - Calibration failures occur at slower frequencies (under 170 MHz) for the MIG Virtex-4 DDR2 Direct Clocking design

Search Answers Database

All Recent Answers

- > [Today's Answers](#)
- > [Yesterday](#)
- > [Last 7 Days](#)

[Feedback](#) [Print](#)

MIG v2.0 - Calibration failures occur at slower frequencies (under 170 MHz) for the MIG Virtex-4 DDR2 Direct Clocking design

Description

Keywords: straddle, underrun, overflow

The Virtex-4 DDR2 Direct Clocking design provided with MIG v2.0 might have problems calibrating reliably at slower frequencies (under 170 MHz) for specific corner cases. This issue will be experienced in hardware and can occur on any or all of the DQS groups.

AR#	29912
Part	IP-MIG-DDR2 SDRAM
Last Modified	2008-04-03 00:00:00.0
Status	Active
Keywords	straddle, underrun, overflow

Solution

During calibration, the Direct Clocking algorithm looks for an edge on the DQ bits within a DQS group while incrementing the DQ IDELAY taps. If an edge is not found, the algorithm decrements the IDELAY taps to the center of the window. This will work for faster frequencies, but can cause problems at slower frequencies (under 170 MHz) in select corner cases because the taps get into an overflow condition while searching for the next edge of the DQ valid window.

This issue is resolved in MIG 2.1.

[Jobs](#) [Events](#) [Webcasts](#) [News](#) [Investors](#) [Feedback](#) [Legal](#) [Privacy](#) [Trademarks](#) [Sitemap](#)

© 1994-2008 Xilinx, Inc. All Rights Reserved.