

**AR #24448 - MIG v1.6 - Virtex-4 DDR2 SDRAM controller does not exit initial startup calibration**

## Search Answers Database

 Search

## All Recent Answers

- > [Today's Answers](#)
- > [Yesterday](#)
- > [Last 7 Days](#)

 [Feedback](#)  [Print](#)**MIG v1.6 - Virtex-4 DDR2 SDRAM controller does not exit initial startup calibration****Description**

Keywords: DDR2, SDRAM, MIG, TIG, calibration, startup

DDR2 SDRAM controller from MIG v1.6 or earlier does not exit initial startup calibration. What could be causing this?

**Solution**

The MIG-generated UCF for versions 1.6 and earlier for certain configurations of the Virtex-4 DDR2 designs (for both Direct Clocking and SERDES architectures) incorrectly marks false timing paths between the synchronous logic clocked off the system clock and clocked off the divided-down version of the system clock. This can cause synchronization issues between the two clock domains and startup problems with the memory calibration logic.

To fix this problem, comment out the following TIG statements:

```
TIMESPEC TS_IGNORE1 = FROM clk_50 TO clk_0 TIG;  
TIMESPEC TS_IGNORE2 = FROM clk_0 TO clk_50 TIG;  
TIMESPEC TS_IGNORE3 = FROM clk_50 TO clk_90 TIG;  
TIMESPEC TS_IGNORE4 = FROM clk_refresh TO clk_0 TIG;
```

The MIG-generated UCF also marks internal reset nets as false paths. This can lead to synchronization issues for state logic coming out of reset, especially if the MIG reset logic is used to reset other parts of the design. Suggested modifications to provide for a synchronous reset are outlined in [\(Xilinx Answer 23783\)](#).

Both of these issues have been resolved in the MIG v1.7 release.

AR#	24448
Part	IP-MIG-DDR2 SDRAM
Last Modified	2007-08-03 00:00:00.0
Status	Active
Keywords	DDR2, SDRAM, MIG, TIG, calibration, startup

[Jobs](#) [Events](#) [Webcasts](#) [News](#) [Investors](#) [Feedback](#) [Legal](#) [Privacy](#) [Trademarks](#) [Sitemap](#)

© 1994-2008 Xilinx, Inc. All Rights Reserved.