Optimizing for CUDA III

Shared Memory, DRAM Organization and Data Layout

Nikos Hardavellas


Some slides/material from:
UToronto course by Andreas Moshovos
UIUC course by Wen-Mei Hwu and David Kirk
UCSB course by Andrea Di Blas
Universitat Jena by Waqar Saleem
NVIDIA by Simon Green, Mark Haris and many others
Real World Techonologies by David Kanter


1

Shared memory (SMEM)

- In a parallel machine, many threads access memory
 - Therefore, memory is divided into banks
 - Essential to achieve high bandwidth
- Each bank can service one address per cycle
 - A memory can service as many simultaneous accesses as it has banks
- Multiple simultaneous accesses to a bank result in a bank conflict
 - Conflicting accesses are serialized








Mapping addresses to SMEM banks (GTX680)

- Each bank has a bandwidth of 64 bits per clock cycle
- Successive 64-bit words are assigned to successive banks (8-byte-wide mode)
- Successive 32-bit words are assigned to successive banks (4-byte-wide mode)





- GTX680 has 32 banks
 - So (for 4-byte mode) bank = word_id % 32 = (address / 4) % 32
 - · a.k.a. address interleaving at 4-byte granularity
 - Same as the size of a warp
 - · No bank conflicts between different warps, only within a single warp


5

Shared memory bank conflicts

- Shared memory is as fast as registers, provided that:
 - 1. There are no bank conflicts
 - 2. There is sufficient shared memory bandwidth
 - if either condition fails, shared memory is much slower than registers
- The fast case:
 - If all threads of a warp access different banks
 - → there is no bank conflict
 - If all threads of a warp read an identical address
 - → there is no bank conflict (broadcast)
- The slow case:
 - Bank Conflict: multiple threads in the same warp access the same bank for a different row
 - Must serialize the accesses
 - Cost = max # of simultaneous accesses to a single bank









A better array access pattern

 Each thread loads one element in every consecutive group of blockDim elements.




```
shared[tid] = global[tid];
shared[tid + blockDim.x] = global[tid + blockDim.x];
```

12





```
__global__ void transpose_naive(float *odata, float *idata, int width, int height) {
1. unsigned int xIndex = blockDim.x * blockIdx.x + threadIdx.x;
2. unsigned int yIndex = blockDim.y * blockIdx.y + threadIdx.y;
3. if (xIndex < width && yIndex < height) {
4. unsigned int index_in = xIndex + width * yIndex;
5. unsigned int index_out = yIndex + height * xIndex;
6. odata[index_out] = idata[index_in];
}
}
```



Coalesced transpose

- Conceptually partition the input matrix into square tiles
- Threadblock (bx, by):
 - Read the (bx,by) input tile, store into SMEM
 - Write the SMEM data to (by,bx) output tile
 - · Transpose the indexing into SMEM
- Thread (tx,ty):
 - Reads element (tx,ty) from input tile
 - Writes element (tx,ty) into output tile
- Coalescing is achieved if:
 - Block/tile dimensions are multiples of 32





```
Coalesced transpose
    _global___ void transpose(float *odata, float *idata, int width, int height)
  {
     __shared__ float block[(BLOCK_DIM+1)*BLOCK_DIM];

    unsigned int xBlock = __mul24(blockDim.x, blockldx.x);
    unsigned int yBlock = __mul24(blockDim.y, blockldx.y);

 4. unsigned int xIndex = xBlock + threadIdx.x;
 5. unsigned int yIndex = yBlock + threadIdx.y;
 6. unsigned int index_out, index_transpose;
 7. if (xIndex < width && yIndex < height)
     {
       unsigned int index_in = __mul24(width, yIndex) + xIndex;
 8.
       unsigned int index_block = __mul24(threadIdx.y, BLOCK_DIM+1) + threadIdx.x;
 9.
10.
       block[index_block] = idata[index_in];
11.
       index_transpose = __mul24(threadIdx.x, BLOCK_DIM+1) + threadIdx.y;
       index_out = __mul24(height, xBlock + threadIdx.y) + yBlock + threadIdx.x;
12.
    __syncthreads();
13.
14. if (xIndex < width && yIndex < height)
       odata[index_out] = block[index_transpose];
15.
                                                                                      42
  }
```

Transpose measurements

- Average over 10K runs
- 32x32 blocks
- 128x128 array → 1.3x
 - Optimized: 17.5 μs
 - Naïve: 23 µs
- 512x512 array \rightarrow 8.0x
 - Optimized: 108 µs
 - Naïve: 864.6 μs
- 1024x1024 array → 10x
 - Optimized: 423.2 μs
 - Naïve: 4300.1 μs

Transpose detail


512x512 array, 32x32 blocks


• Naïve: 864.6

Optimized w/ shared memory: 430.1


• Optimized w/ shared memory & padding: 108

22








Reading DRAM supercell (2,1) - Step 2(a): Column access strobe (CAS) selects column 1. - Step 2(b): Copy supercell (2,1) from row buffer to data lines, and eventually back to the CPU. 16 x 8 DRAM chip cols CAS=1 2 addr To CPU rows memory 2 controller 3 data insuprated w buffer




DRAM bank organization









First-order look at the GPU off-chip memory

- nVidia GTX280 GPU:
 - Peak global memory bandwidth = 141.7GB/s
- Global memory (GDDR3) interface @ 1.1GHz
 - (Core speed @ 276Mhz)
 - For a typical 16-bit interface, we can sustain only about 17.6 GB/s
 - We need a lot more bandwidth (141.7 GB/s)
 - Thus, 8 memory channels

Memory controller organization

- GTX280: 30 Stream Multiprocessors (SM) connected to 8 DRAM controllers through interconnect
 - DRAM controllers are interleaved
 - Within DRAM controllers (channels), DRAM banks are interleaved for incoming memory requests
 - We approximate the DRAM channel/bank interleaving scheme through micro-benchmarking


32

Back to the big picture

- Each global memory access is made to a memory location with an address
 - Some bits will determine the memory channel used
 - Some bits will determine the DRAM bank used
 - Some bits will determine the position within a burst

Address:

Other bits	Channel	Bank	Burst



Data layout transformations for the GPU

- To exploit parallelism in the memory hierarchy, simultaneous Global Memory accesses from or across warps need to have the *right* address bit patterns at critical bit fields
 - For accesses from the same warp:
 - Patterns at those bit fields that control coalescing should match the thread index
 - e.g., A[5:2] for GTX280
 - It is safe to assume A[6:2] for GTX680
 - For accesses across warps:
 - Patterns at steering bit fields which are used to decode channel/banks should be as distinct as possible
 - e.g., A[13:6] for GTX280