

**Carrera de Especialización en
Sistemas Embebidos**

Módulo SPI - VHDL



Ing. Guillermo Luis Castiglioni

Herramientas


Quartus Prime Lite Edition - Intel

GHDL + GTKWake

ISE 14.7 + ISIM




SPI - MODO 0



<https://articles.saleae.com/logic-analyzers/spi-vs-i2c-protocol-differences-and-things-to-consider>


Arquitectura módulo Master SPI



Contador configurable

```
entity counter_N is
  generic(
    N: natural := 8
  );
  port (
    clk_sys_i      : in std_logic;
    rst_sys_i      : in std_logic;
    load_value_i   : in std_logic;
    init_value_i   : in std_logic_vector(N-1 downto 0);
    enable_i       : in std_logic;
    count_o        : out std_logic_vector(N-1 downto 0)
  );
end counter_N;
```

```
architecture behavioral of counter_N is
begin
  process(clk_sys_i, rst_sys_i)
    variable count_i : unsigned(N-1 downto 0);
  begin
    if (rising_edge(clk_sys_i)) then
      if (rst_sys_i = '1') then
        count_i := (others => '0');
      elsif (load_value_i = '1') then
        count_i := unsigned(init_value_i);
      elsif enable_i = '1' then
        count_i := count_i + 1;
      end if;
    end if;
    count_o <= std_logic_vector(count_i);
  end process;
end architecture;
```



Registro de desplazamiento PISO

```
entity shift_reg_piso is
  generic(
    N: integer := 8
  );
  port(
    clk_i      : in  std_logic;
    rst_i      : in  std_logic;
    arst_i     : in  std_logic;
    shift_en_i : in  std_logic;
    load_i     : in  std_logic;
    dout_o     : out std_logic;
    data_reg_i : in  std_logic_vector(N-1 downto 0);
  );
end entity shift_reg_piso;
```

```
architecture behavioral of shift_reg_piso is
  signal reg : std_logic_vector(N-1 downto 0) := (others => '0');
begin
  reg_process : process(clk_i , rst_i , arst_i) is
  begin
    if arst_i = '1' then
      reg <= (others => '0');
    elsif falling_edge(clk_i) then
      if rst_i = '1' then
        reg <= (others => '0');
      elsif load_i = '1' then
        reg <= data_reg_i;
      elsif shift_en_i = '1' then
```




Registro de desplazamiento SIPO


```
entity shift_reg_sipo is
  generic(
    N: integer := 8
  );
  port(
    clk_i      : in  std_logic
    rst_i      : in  std_logic
    arst_i     : in  std_logic
    shift_en_i : in  std_logic
    din_i      : in  std_logic
    data_reg_o : out std_logic
  );
end entity shift_reg_sipo;
```

```
architecture behavioral of shift_reg_sipo is
  signal reg : std_logic_vector(N-1 downto 0) := (others => '0');

begin
  reg_process : process(clk_i , rst_i , arst_i) is
  begin
    if arst_i = '1' then
      reg <= (others => '0');
    elsif rising_edge(clk_i) then
      if rst_i = '1' then
        reg <= (others => '0');
      elsif shift_en_i = '1' then
        reg <= reg(N-2 downto 0) & Din_i;
      else
        reg <= reg;
      end if;
    end if;
  end process;
end architecture;
```



Máquina de estado



```
case state_reg is
```

```
when INIT =>
```

```
    load_rx_s <= '1';  
    rst_timer_s <= '1';  
    load_count_s <= '1';  
    state_next <= IDLE;
```

```
when IDLE =>
```

```
    if start_i = '1' then  
        state_next <= TIME_SETUP;  
        load_tx_s <= '1';  
        cs_next <= '0';  
        rst_timer_s <= '1';  
    end if;
```

```
when TIME_SETUP =>
```

```
    enable_setup_s <= '1';  
    if timeout_setup_s = '1' then  
        state_next <= DATA_TRANSFER;  
        rst_count_s <= '1';  
    end if;
```

```
when DATA_TRANSFER =>
```

```
    sclk_enable_s <= '1';  
    shift_en_s <= '1';  
    enable_count_s <= '1';  
    if counter_value_s = MOD_EDGE_COUNT then  
        load_rx_s <= '1';  
        state_next <= TIME_HOLD;  
    end if;
```

```
when TIME_HOLD =>
```

```
    enable_hold_s <= '1';  
    if timeout_hold_s = '1' then  
        cs_next <= '1';  
        data_rd_o <= '1';  
        state_next <= IDLE;  
    end if;
```


```
when others =>
```

```
    state_next <= IDLE;
```

```
end case;
```

```
end process control;
```


Diagrama RTL




Quartus Prime Lite Edition - Intel

Simulación módulo completo


Isim - Xilinx

Name	Value
clk_sys_i	0
rst_sys_i	0
miso_i	0
start_i	0
data_wr_i	1
data_tx_i[7:0]	11111101
sclk_o	0
mosi_o	0
cs_o	1
state_reg	idle
data_rd_o	0
data_rx_o[7:0]	00000111
clk_period	10000 ps




GTKWave

Signals
Time
arst_sys_i=0
clk_sys_i=0
cs_o=0
data_rd_o=1
data_rx_o[7:0]=11100000
data_tx_i[7:0]=00101101
data_wr_i=0
miso_i=0
mosi_o=0
rst_sys_i=0
sclk_o=0
start_i=0



Prueba en placa DE1-SOC




Reloj del sistema 5 MHz

Mejoras

Sincronismo pin MISO – Prevención de Metaestabilidad

Análisis de sincronismos al utilizar reloj diferente para SPI



Problemas de sincronización

