#### Carrera de Especialización en Sistemas Embebidos

# Módulo SPI - VHDL



Ing. Guillermo Luis Castiglioni

#### Herramientas

Quartus Prime Lite Edition - Intel


GHDL + GTKWake

ISE 14.7 + ISIM

# DE1-SoC




#### SPI - MODO 0




https://articles.saleae.com/logic-analyzers/spi-vs-i2c-protocol-differences-and-things-to-consider

# Arquitectura módulo Master SPI



## **Contador configurable**

```
architecture behavioral of counter N is
begin
    process(clk sys i, rst sys i)
        variable count i : unsigned(N-1 downto 0);
    begin
        if (rising edge(clk sys i)) then
            if (rst sys i ='1') then
                count i := (others => '0');
            elsif (load value i = '1') then
                count i := unsigned(init value i);
            elsif enable i = '1' then
                count i := count i + 1;
            end if:
        end if:
        count o <= std logic vector(count i);</pre>
    end process;
end architecture;
```



### Registro de desplazamiento PISO

```
entity shift reg piso is
  generic(
     N: integer := 8
  );
  port (
     clk i
          : in std l
            : in std l
     rst i
           : in std l
     arst i
     shift en i : in std l
     load i
            : in std l
     dout o : out std 1
     data reg i : in std l
  );
end entity shift reg piso;
```

```
architecture behavioral of shift_reg_piso is

signal reg : std_logic_vector(N-1 downto 0) := (others => '0');

begin

reg_process : process(clk_i , rst_i , arst_i) is

begin
 if arst_i = '1' then
    reg <= (others => '0');


elsif falling_edge(clk_i) then
    if rst_i = '1' then
        reg <= (others => '0');

elsif load_i = '1' then
        reg <= data_reg_i;
    elsif shift en i = '1' then</pre>
```




### Registro de desplazamiento SIPO


```
architecture behavioral of shift reg sipo is
entity shift reg sipo is
   generic(
                              signal reg : std logic vector(N-1 downto 0) := (others => '0');
     N: integer := 8
  );
                              begin
  port (
     clk_i : in std_log | reg_process : process(clk_i , rst_i , arst_i) is
                                begin
     rst i : in std log
     arst i : in std log
                                   if arst i = '1' then
                                       req <= (others => '0');
     shift en i : in std log
                                    elsif rising edge(clk i) then
     din i : in std log
                                       if rst i = '1' then
     data reg o : out std log
                                          reg <= (others => '0');
   );
                                       elsif shift en i = '1' then
end entity shift reg sipo;
                                          reg <= reg(N-2 downto 0) & Din i;
                                       else
                                       reg <= reg;
               Value
```



# Máquina de estado




# **Diagrama RTL**




Quartus Prime Lite Edition - Intel

# Simulación módulo completo


#### Isim - Xilinx



#### **GTKWave**




# Prueba en placa DE1-SOC



Reloj del sistema 5 MHz

### Mejoras

Sincronismo pin MISO – Prevención de Metaestabilidad Análisis de sincronismos al utilizar reloj diferente para SPI



#### Problemas de sincronización

