## Processor Arch: ISA & Logic

李舒辰

2019年10月17日


### Outline

- Part 1: ISA
  - State
  - Instruction Set
  - Exception
  - Program Structure
- Part 2: Logic Design
  - Communication
  - Computation
  - Storage
- 3 Additional: Register Implementation

Part 1: ISA



## Layer of Abstraction



- Above: How to program
- Below: How to implement


#### **Definition**

$$\mathsf{ISA} = \begin{cases} \mathsf{states} \\ \mathsf{set} \ \mathsf{of} \ \mathsf{instructions} \ + \ \mathsf{their} \ \mathsf{encodings} \\ \mathsf{programming} \ \mathsf{conventions} \\ \mathsf{exceptional} \ \mathsf{events} \ \mathsf{handling} \end{cases}$$

### Y86-64 ISA: State


RF: Program registers %r8 %r12 %rax %rsp %rcx %rbp %r9 %r13 %rdx %rsi %r10 %r14 %rdi %r11 %rbx

CC.



- Program registers: 15 registers, 64 bit
- Condition codes
- Program counter
- Program status: for exception handling
- Memory: little-endian

### Y86-64 ISA: Instruction Set






### Y86-64 ISA: Instruction Set

- The length of instruction can be determined by the first byte
  - Unique interpretation (given the starting position)
- Simpler than x86-64



### Y86-64 ISA: Instruction Set



- High-order: code part, ranging from 0x0 to 0xB
- Low-order: function part
  - extensible



## Register ID

1
2
3
4
5
6
•

%r8	8
%r9	9
%r10	A
%r11	В
%r12	U
%r13	D
%r14	E
No Register	F

- ID 0xF indicates "no register"
  - Useful in hardware implementation

## Arithmetic and Logical Operations

```
addq rA, rB: 6 0 rArB subq rA, rB: 6 1 rArB andq rA, rB: 6 2 rArB xorq rA, rB: 6 3 rArB
```

- Only allowing to be applied to register data
- Set condition codes ZF, SF, OF

### Move Operations

- Simpler format of memory reference: displacement + base
- Transfer of immediate data to memory is not allowed
- D(rB)
- Little-endian encoding



## Jump Instructions

<pre>jmp Dest:</pre>	7 0	Dest
jle Dest:	7 1	Dest
jl Dest:	7 2	Dest
je Dest:	7 3	Dest
jne Dest:	7 4	Dest
jge Dest:	7 5	Dest
jg Dest:	7 6	Dest

- Same as x86-64 jump instructions,
- except encoding the full destination address

#### Conditional Move Instructions


```
rrmovq rA, rB: 2 0 rA|rB|
cmovle rA, rB: 2 1 rA|rB cmovl rA, rB: 2
```

cmove rA, rB: 2 3 rA rB cmovne rA, rB: 2 4 rA rB


cmovge rA, rB: 25 rArB cmovg rA, rB: 26 rArB

• Only allowed to be applied to register data

## Program Stack



## Program Stack



### Subroutine Call and Return

call Dest:	8 0	Dest
ret:	9 0	

• Like x86-64



### Miscellaneous Instructions

nop: 100

- nop: a placeholder,
  - when writing assembly code or debugging
  - force memory alignment
  - ...

### Status Conditions

Mnemonic	Code	Description
AOK	1	Normal operation
HLT	2	halt encounterd
ADR	3	Bad address
INS	4	Invalid instruction

• If HLT, ADR, or INS encountered, stop program execution

## Sample Program Structure

```
init:
                       # Initialization
   call Main
  halt
   .align 8
                       # Program data
array:
Main:
                       # Main function
   call len
len:
                       # Length function
   .pos 0x100
                       # Placement of stack
Stack:
```

- Start at address 0
- Set up stack: position

## Sample Program Structure

```
init:
     # Set up stack pointer
     irmovq Stack, %rsp
     # Execute main program
     call Main
     # Terminate
     halt
# Array of 4 elements + terminating 0
     .align 8
Array:
     .quad 0x000d000d000d000d
     .quad 0x00c000c000c000c0
     .quad 0x0b000b000b000b00
     .quad 0xa000a000a000a000
     .quad 0
```

- Set up stack: pointer %rsp
- Initialize data

Part 2: Logic Design




#### Overview

#### Hardware requirements:


- Communication
- 2 Computation
- Storage

## Digital Signals



- ullet Threshold: continuous signal o discrete values
- Stable, can make circuits simple, small, and fast

## Logic Gates



- Respond continuously to the changes of inputs,
- with some small delay



#### Combinational Circuits





Figure: Acyclic Network of Logic Gates


## Bit Equality



- bool eq = (a && b) || (!a && !b)
- Hardware Control Language (HCL)
  - A simple hardware description language with C style expressions
  - static




### Word Equality



• HCL representation: bool Eq = (A == B)




## Bit-Level Multiplexor



- out = s ? a : b
- HCL representation: bool out = (s && a) || (!s && b)

### Word Multiplexor



- Case expression: output value for the first successful test
- Only produce !s once




## More Examples of Case Expressions

```
int Min3 = \lceil
  A < B &  A < C : A;
  B < A \&\& B < C : B;
                    : C;
];
```

```
int Out4 = [
  !s1 && !s0 : D0;
  !s1
              : D1;
  !s0
              : D2;
  1
              : D3;
];
```

## Arithmetic Logic Unit




- Corresponds to 4 operations in Y86-64 ISA
- B A: in anticipation of the ordering in subq A B
- Condition Codes



## Registers



## Register File




- Multiple ports
- Reading as if it were a block of combinational logic
  - Output generated by the input address, after some delay
- Writing like register, updating only when clock rises




Additional: Register Implementation




#### Bistable Element




### R-S Latch




# R-S Latch: Resetting




# R-S Latch: Setting



## R-S Latch: Holding



### D Latch



# Edge-Triggered Latch

