

# Processor Arch: ISA & Logic


李舒辰

2019 年 10 月 17 日

- ① Part 1: ISA
  - State
  - Instruction Set
  - Exception
  - Program Structure
- ② Part 2: Logic Design
  - Communication
  - Computation
  - Storage
- ③ Additional: Register Implementation

# Part 1: ISA

# Layer of Abstraction




- Above: How to program
- Below: How to implement

# Definition

$$\text{ISA} = \left\{ \begin{array}{l} \text{states} \\ \text{set of instructions} + \text{their encodings} \\ \text{programming conventions} \\ \text{exceptional events handling} \end{array} \right.$$

# Y86-64 ISA: State



- Program registers: 15 registers, 64 bit
- Condition codes
- Program counter
- Program status: for exception handling
- Memory: little-endian

## Y86-64 ISA: Instruction Set

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

# Y86-64 ISA: Instruction Set

- The length of instruction can be determined by the first byte
  - Unique interpretation (given the starting position)
- Simpler than x86-64



# Y86-64 ISA: Instruction Set

addq	6	0	jmp	7	0	jne	7	4	rrmovq	2	0	cmovne	2	4
subq	6	1	jle	7	1	jge	7	5	cmovle	2	1	cmovge	2	5
andq	6	2	jl	7	2	jg	7	6	cmovl	2	2	cmovg	2	6
xorq	6	3	je	7	3				cmovle	2	3			

- High-order: code part, ranging from 0x0 to 0xB
- Low-order: function part
  - extensible

# Register ID

%rax	0	%r8	8
%rcx	1	%r9	9
%rdx	2	%r10	A
%rbx	3	%r11	B
%rsp	4	%r12	C
%rbp	5	%r13	D
%rsi	6	%r14	E
%rdi	7	No Register	F

- ID 0xF indicates "no register"
  - Useful in hardware implementation

# Arithmetic and Logical Operations

addq rA, rB: 

6	0	rA	rB
---	---	----	----

subq rA, rB: 

6	1	rA	rB
---	---	----	----

andq rA, rB: 

6	2	rA	rB
---	---	----	----

xorq rA, rB: 

6	3	rA	rB
---	---	----	----

- Only allowing to be applied to **register** data
- Set condition codes ZF, SF, OF

# Move Operations

rrmovq rA, rB:	<table><tr><td>2</td><td>0</td><td>rA</td><td>rB</td></tr></table>	2	0	rA	rB	
2	0	rA	rB			
irmovq V, rB:	<table><tr><td>3</td><td>0</td><td>F</td><td>rB</td></tr></table>	3	0	F	rB	V
3	0	F	rB			
rmmovq rA, D(rB):	<table><tr><td>4</td><td>0</td><td>rA</td><td>rB</td></tr></table>	4	0	rA	rB	D
4	0	rA	rB			
mrmovq D(rB), rA:	<table><tr><td>5</td><td>0</td><td>rA</td><td>rB</td></tr></table>	5	0	rA	rB	D
5	0	rA	rB			

- Simpler format of memory reference: displacement + base
- Transfer of immediate data to memory is not allowed
- D(rB)
- **Little-endian** encoding

# Jump Instructions

<code>jmp Dest :</code>	7	0	Dest
<code>jle Dest :</code>	7	1	Dest
<code>jnl Dest :</code>	7	2	Dest
<code>je Dest :</code>	7	3	Dest
<code>jne Dest :</code>	7	4	Dest
<code>jge Dest :</code>	7	5	Dest
<code>jg Dest :</code>	7	6	Dest

- Same as x86-64 jump instructions,
- except encoding the **full** destination address

# Conditional Move Instructions

rrmovq rA, rB: 

2	0	rA	rB
---	---	----	----

cmovle rA, rB: 

2	1	rA	rB
---	---	----	----

cmovl rA, rB: 

2	2	rA	rB
---	---	----	----

cmove rA, rB: 

2	3	rA	rB
---	---	----	----

cmovne rA, rB: 

2	4	rA	rB
---	---	----	----

cmovge rA, rB: 


2	5	rA	rB
---	---	----	----

cmovg rA, rB: 


2	6	rA	rB
---	---	----	----

- Only allowed to be applied to **register** data

# Program Stack




# Program Stack





# Subroutine Call and Return

call Dest :



ret :



- Like x86-64

# Miscellaneous Instructions

`nop :`

1	0
---	---

`halt :`

0	0
---	---

- `nop`: a placeholder,
  - when writing assembly code or debugging
  - force memory alignment
  - ...

# Status Conditions

Mnemonic	Code	Description
AOK	1	Normal operation
HLT	2	halt encountered
ADR	3	Bad address
INS	4	Invalid instruction

- If HLT, ADR, or INS encountered, stop program execution

# Sample Program Structure

```
init:                                # Initialization
    . . .
    call Main
    halt

    .align 8                          # Program data
array:
    . . .

Main:                                # Main function
    . . .
    call len    . . .

len:                                  # Length function
    . . .

    .pos 0x100                        # Placement of stack
Stack:
```

- Start at address 0
- Set up stack: position

# Sample Program Structure

```
init:
    # Set up stack pointer
    irmovq Stack, %rsp
    # Execute main program
    call Main
    # Terminate
    halt

# Array of 4 elements + terminating 0
    .align 8
Array:
    .quad 0x000d000d000d000d
    .quad 0x00c000c000c000c0
    .quad 0x0b000b000b000b00
    .quad 0xa000a000a000a000
    .quad 0
```

- Set up stack: pointer %rsp
- Initialize data


## Part 2: Logic Design

# Overview

Hardware requirements:

- ① Communication
- ② Computation
- ③ Storage


# Digital Signals



- Threshold: continuous signal  $\rightarrow$  discrete values
- Stable, can make circuits simple, small, and fast



# Logic Gates



- Respond continuously to the changes of inputs,
- with some small **delay**

# Combinational Circuits






Figure: **Acyclic** Network of Logic Gates

# Bit Equality




- `bool eq = (a && b) || (!a && !b)`
- Hardware Control Language (HCL)
  - A simple hardware description language with C style expressions
  - **static**

# Word Equality




- HCL representation: `bool Eq = (A == B)`

# Bit-Level Multiplexor



- $\text{out} = s ? a : b$
- HCL representation: `bool out = (s && a) || (!s && b)`

# Word Multiplexor




- Case expression: output value for the **first** successful test
- Only produce **!s** **once**

# More Examples of Case Expressions

```
int Min3 = [  
    A < B && A < C : A;  
    B < A && B < C : B;  
    1                : C;  
];
```

```
int Out4 = [  
    !s1 && !s0 : D0;  
    !s1        : D1;  
    !s0        : D2;  
    1          : D3;  
];
```


# Arithmetic Logic Unit




- Corresponds to 4 operations in Y86-64 ISA
- B - A: in anticipation of the ordering in `subq A B`
- Condition Codes



# Registers




# Register File




- Multiple ports
- Reading **as if** it were a block of combinational logic
  - Output generated by the input address, after some **delay**
- Writing like register, updating only when clock rises

## Additional: Register Implementation


# Bistable Element




# R-S Latch




# R-S Latch: Resetting



# R-S Latch: Setting




# R-S Latch: Holding





# D Latch



# Edge-Triggered Latch

