

IEEE TCAD BBI ARTICLE (MAX 14 PAGES)

Geoffrey Chancel

Abstract—This is the abstract.

Orange text is for undecided wording/words.

Red text is for important messages.

Cyan text is for future bib references to add.

Index Terms—Article submission, IEEE, IEEEtran, journal, LATEX, paper, template, typesetting.

I. INTRODUCTION

SEVERAL researches have studied Body Biasing Injection (BBI) in the past few years. While this injection method had been *paused/forgotten* for a few years, it has recently regained some interest. Among the latest studies, a modeling and simulation flow has been proposed, alongside better platforms allowing to achieve greater reproducibility and a deeper analysis of the mechanisms at works in digital integrated circuits subjected to BBI. In addition to that

II. BODY BIASING INJECTION PLATFORMS MODELING

THE objective of this first section is to present the work done concerning electrical modeling of integrated circuits in a BBI context. Developing IC models in that specific case is not an easy task. Indeed, modern digital ICs contains billions of transistors, and even considering microcontrollers where the transistor count is less important, with current technologies, it is impossible to evaluate circuits at a transistor level.

A. The hybrid simulation flow

To tackle these limitations, we decided to adopt an hybrid approach, combining transistor-less models and local logic gates simulations. This approach allows simulating relatively big circuits under BBI disturbances. To that end, the whole simulation flow was divided in three consecutive steps:

- The simulation of an IC under BBI using a transistor-less model, allowing for a purely electrical analysis;
- The extraction of significant disturbed signals from the previous simulation;
- The simulation of functional logic gates under BBI thanks to the previously extracted signals.

The first step allows analyzing IC macro-electrical behavior when subject to BBI, and at a lower computational cost compared to a functional model including transistors and internal transmission lines, even if it could be done in a reasonable time constraint for millions of transistors. Then, by extracting useful signals such as the power delivery and the transistor substrate voltages, we can evaluate what would be the behavior of actual logic gates subject to BBI.

B. The standard-cell model

The transistor-less model, also called standard-cell model, is developed thanks to the internal structure of integrated circuits, including:

- Their power supply network;
- Their standard-cells properties;
- Their silicon substrate.

These three elements and their internal structure allow elaborating average models, able to represent their macro behavior. Fig. II-B illustrates the base symbolic diagram used for our design. It represents a standard-cell segment, composed of logic gates and decoupling elements, with a fixed height of 5 μm and a variable width. Two levels of metals for the power distribution are represented, the highest level MTOP in green and the first level M1 in blue.

Then,




Fig. 1. A Standard-Cell Segment and its power delivery network.




Fig. 2. Triple-well inverter cross-sectional view.

III. LOGIC PATH UNDER BBI

For the purpose of analyzing the effects of BBI on actual logic, this section is dedicated in modeling and simulating a




Fig. 3. Triple well std cell

more complex logic path, integrating one or more sequential elements. This implies the use of a clock, governing these elements. The considered logic path is constituted of inverters, a buffer, and a D Flip-Flop (DFF). The detailed electrical schematics of each component are described in Fig. III, and III.




Fig. 4. IVX MOS SCH A-T-ON LE DROIT DE METTRE CE SCHÉMA ?

The study is conducted in two scenarios:

- When the logic path is static;
- When the logic path is dynamic.

The inverters model an arbitrary combinatorial logic path tackling the input of a DFF, used to sample the logic path output. The DFF clock is buffered to achieve an isolation from the ideal voltage source. Then, the DFF output is injected into a final 4-IVX chain, loaded with a 5 pF capacitor. The resulting schematic is described in Fig. III.

IV. BODY BIASING INJECTION PLATFORMS OVERHAUL




Fig. 5. DFF MOS SCH A-T-ON LE DROIT DE METTRE CE SCHÉMA ?




Fig. 6. DFFCHAIN

THIS last section is dedicated in analyzing the various improvements we set up to enhance BBI reproducibility. In the first place, we are going to analyze the various platforms proposed in the state-of-the art, then confront them to the proposed platform.

V. CONCLUSION