

# Body biasing injection: analysis, modeling and simulation

Geoffrey Chancel

**Abstract**—This is the abstract.

Orange text is for undecided wording/words.

Red text is for important messages.

Cyan text is for future bib references to add.

**Index Terms**—Article submission, IEEE, IEEEtran, journal, LATEX, paper, template, typesetting.

## I. INTRODUCTION

### II. BODY BIASING INJECTION PLATFORMS MODELING

THE objective of this first section is to present the work done concerning electrical modeling of integrated circuits in a BBI context. Developing IC models in that specific case is not an easy task. Indeed, modern digital ICs contains billions of transistors, and even considering microcontrollers where the transistor count is less important, with current technologies, it is impossible to evaluate circuits at a transistor level.

#### A. The hybrid simulation flow: introduction

To tackle these limitations, we decided to adopt an hybrid approach, combining transistor-less models and local logic gates simulations. This approach is a compromise between accuracy and computational cost/time, and allows simulating relatively big circuits under BBI disturbances.

The resulting simulation flow is divided in three consecutive steps:

- The simulation of an IC under BBI using a transistor-less model, allowing for a purely electrical analysis;
- The extraction of significant disturbed signals from the previous simulation;
- The simulation of functional logic gates under BBI thanks to the previously extracted signals.

The first step allows analyzing IC macro-electrical behavior when subject to BBI, and at a lower computational cost compared to a functional model including transistors and internal transmission lines, even if it could be done in a reasonable time constraint for millions of transistors. Then, by extracting useful signals such as the power delivery and the transistor substrate voltages, we can evaluate what would be the behavior of actual logic gates subject to BBI.

#### B. The hybrid simulation flow : building the models

Building these models requires a correct understanding on integrated circuits internal structures, such as:

- The power supply network, composed of various stacked metal wires;

- The standard-cells, made of logic gates, and thus transistors, being pre-characterized cells used as building blocks;
- The silicon substrate, which can be of various type depending on the technology.




Fig. 1. A Standard-Cell Segment and its power delivery network.

1) *Power supply rails and standard-cell segments*: The power distribution inside an IC is typically made with a grid-like structure, composed of metal wires stacked on top of each other on planes. The uppermost layer forms a ring surrounding the core. In each layer, the metal wires are equally spaced and have a dedicated width, which becomes thinner the deeper they are. The lowest layer brings the power directly to the transistors.

Within these metal lines are located standard-cell segments (SCS), created by the power planning, as illustrated in Fig. 1. SCS are pre-characterized by foundries and classified according to their performance in timing and power consumption. Their height is fixed, while their width vary depending on their complexity, and are commonly made of logic gates, sequential, and decoupling elements.

2) *Silicon substrate structure*: Another important element of an IC is the substrate, and most importantly its type. We can mainly distinguish bulk and FD-SOI substrates.

On the one hand, in bulk substrates, the transistor channel forms directly inside the P-substrate, and the depletion layer thickness is difficult to control. On the other hand, in FD-SOI substrates, a silicon oxide layer is created between the channel and the P-substrate, thus constraining the channel thickness.

In this paper, we are focusing only on bulk substrates, and in this family, we can distinguish two substrate types: dual-well (DW) and triple-well (TW). The main difference between DW and TW substrates lies in how are lithographed

NMOS transistors. In DW substrates, NMOS are located directly inside the P-doped substrate, and PMOS inside a N-doped well, called the N-well. However, in the case of a TW substrate, the PMOS are still inside the N-well, but the NMOS are located inside an additional P-doped well, made inside the N-well.

These manufacturing differences are illustrated in Fig. 2, representing the cross-sectional view of an inverter made with a bulk technology. The PN and NP diodes formed between the substrate and the wells are represented, and the electrical resistances  $R_C$  represent the access resistance of the substrate and the wells.




Fig. 2. Triple-well (a.) and Dual-well (b.) inverter cross-sectional view.

Dual-well substrates are found in moderately old ICs, while triple-well ones are common in more recent ICs, often coupled with dual-well substrate on the same die. The combination of both allows for **cross-coupling noise reduction**, in addition to electrical insulation between transistors located on different domains (DW and TW).

3) *Designing an elementary building-block for mass simulation*: Thanks to the previously analyzed elements and models, we can now design elementary standard-cell blocks composed of the power delivery, the logic gates and the substrate, for each substrate type. As it has been said before, we are developing an hybrid simulation flow, therefore the designed elementary block is transistor-less. Eventually, our work is based on previous works on the subject [mathieuEMFI, FDTC2022, FDTC2023].

The model we propose is shown in Fig. II-B3 both for a triple-well and a dual-well substrate. The models are extremely similar, but their difference is what is important. It represents an entire standard-cell segment, including a two levels power delivery network, average models of a hundred of logic gates, silicon junctions, and the silicon substrate. For better clarity, we divided the model into 6 sections, each representing a specific building block:

- 1 The substrate: modeled with 6 blocks of 6 resistors;

- 2 The P-N substrate-well silicon junction;
- 3 The N-P well-well silicon junction (TW), or the substrate access resistance (DW);
- 4N 4P The MOS average electrical model;
- 5 5' The power distribution metals;
- 6 The power supply decoupling.

The component values are calculated according to the target technology, in our case 90 nm, and are shown in Table I.

4) *Effectively using these building-blocks*: Because the SCS models we previously presented do not represent an entire IC, rather a column portion of one, it is needed, to use them, to replicate and interconnect them as much as needed to model an entire IC. All the models were written in the SPICE language, and simulated using HSPICE. Interconnecting each model instance was done using an automated script. It allowed us to reduce human errors by validating the generation process rather than the netlists themselves. Our generation script allows us to set the following parameters:

- The final IC size;
- The BBI probe size and location;
- The substrate thickness;
- The substrate type (TW or DW);
- The backside voltage pulse characteristics.

This flexibility allows us to quickly create various circuits for our simulation needs.

5) *Validating the generated circuits*: Validating the models requires at least two steps: a DC operating points verification and a transient analysis. We created a 550  $\mu\text{m}$  wide, 450  $\mu\text{m}$  deep and 150  $\mu\text{m}$  thick IC. As the elementary building blocks measure  $30 \times 5 \times 150 \mu\text{m}^3$ , the resulting IC consists of 1620 SCS blocks. The effective power supply  $V_{DD} - GND$  measures 1.2 V.

Value	Triple-well	Dual-well
$I_{GND}$	???	???
$I_{VDD}$	???	???
$GND_{drop}$	???	???
$V_{DD_{drop}}$	???	???

TABLE II  
OP POINT

Concerning the operating point, we should expect an ideal current consumption of 0 A, and power supply voltage drops of 0 V on both power rails. Otherwise, we should **reconsider the model and check for any errors or bad interconnections**. Table II-B5, showing operating points for both triple-well and dual-well ICs, allows us to see that, as it was expected, the model do not consume static energy nor causes voltage drop on the power delivery network.

Now that we have verified the bias point, let us analyze a first transient simulation. The initial conditions are those of the previous operating point, the difference being the presence of a probe connected to the IC backside, and therefore a voltage pulse generator. To that end, the generator is configured as follows:




Fig. 3. Triple well (left) and dual well (right) std cell (PEUT ETRE FAIRE DES SOUS-FIGURES)

Component	Rmup	RM1	Cdecap	Rdecap	CGP	CGN	$\rho_{\text{sub}}$	RP	RN	CNW	RC
Description	Metal top Resistance	Metal 1 Resistance	Power Decoupling Capacitance	Power Decoupling Resistance	Equivalent PMOS Gate capacitance	Equivalent NMOS Gate capacitance	Silicon Substrate Resistivity	PMOS Channel Resistance	NMOS Channel Resistance	Wells Diode Capacitance	Substrate/wells Access Resistance
Value	26 $\Omega$	5 $\Omega$	2.25 fF	2 $\Omega$	35.2 fF	25.2 fF	0.01 $\Omega \cdot \text{m}$	9.57 $\Omega$	5.3 $\Omega$	20 fF	3.1 k $\Omega$

TABLE I  
STANDARD-CELL MODEL PASSIVE COMPONENT VALUES.

- $V_{\text{pulse}} = -300 \text{ V}$ ;
- $V_{\text{pw}} = 20 \text{ ns}$ ;
- Rise and fall times of 8 ns.

Then, we will observe various signals in the IC volume from a 2D perspective, for simplicity:

- The power supply voltage distribution (2D-view);
- The epitaxy current distribution (2D-view);
- The substrate voltage distribution centered around the probe (X-view and Y-view);
- The substrate current distribution centered around the probe (X-view and Y-view);
- The per-layer normalized substrate current density, centered around the probe (X-view and Y-view).

The simulations are conducted for both a dual-well and a triple-well IC.

### III. HYBRID SIMULATION RESULTS