



A1 — HOST AND COMMON INTERFACE / LOGIC 3.3 V










J1 POWER: 1 GND / 2 +5V. J6 I2C: 1 GND / 2 SDA / 3 SCL.
J7 CTRL: 1 GND / 2 PWM0 / 3 ENABLE / 4 FAULT_N / 5 PWM1 / 6 DIN0.
Straight-through cables, JST-XH 2.50 mm. NO 12 V, heater current or 3V3 rail.


U1 is a removable DevKit, not a bare ESP32.
GPIO numbers are chip GPIOs, NOT physical header pad numbers.



A2 — LOCAL POWER / LCD 3.3 V AS CURRENT PROTOTYPE
















LCD header order is a proposed cable order.
Check actual backpack pin order, 3.3 V operation
and backlight current before PCB layout.

JP1 fitted in normal use. Do not parallel external 5 V and USB VBUS.
USB maintenance: B off, disconnect J1/J6/J7, remove JP1; no peripheral operation in this mode.
Powered serial debugging requires a verified VBUS-isolated USB connection. No automatic power mux.

A3 — USER INPUT / I2C PERIPHERALS



















Only R4/R5 are the main I2C pull-ups. Remove or account for pull-ups on all breakout modules and LCD.
DevKit 3V3 is not joined to +3V3_A. U2 supplies peripherals only; check current and thermal budget.
I2C cable A–B: short internal harness. ADC on B = 0x49, TMP117 on A = 0x48.

DESIGN REVIEW ONLY — NOT FOR FABRICATION

Laboratory hardware platform

Sheet: /
File: pcb_a_display.kicad_sch

Title: PCB A — Display and ESP32 carrier

Size: A3	Date: 2026-11-04	**Rev: 0.2 DRAFT**
KiCad E.D.A. 10.0.6		Id: 1/1