# FPGAs, HLS Tools & Runtime Systems

(Super)Advisors: Frederic Desprez, Francois Broquedis, Olivier Muller

Georgios Christodoulis

CORSE-LIG

gchristodoul is @gmail.com

## Overview

### FPGAs structure


Look-Up Table

Basic Logic Element

Overview

## **FPGAs Structure**

#### LUT



- It is a table that ditermines what the output is for any given input
- A state-less interconnection of any number of gates (no feedback loops)
- Implemented multiplexing a combination of SRAM bits

Figure: 3 stages of 2x1 MUX

# FPGAs Structure

## LUT Example

$$y = (a+b) \cdot c$$

a b c	У
0 0 0	0
001	0
0 1 0	0
0 1 1	0
100	0
101	1
1 1 0	0
111	1




Figure:  $y = (a + b) \cdot c$ 

# FPGAs structure




Figure: Basic Logic Element

## FPGAs structure

#### Overview




Figure: FPGAs Complete Overview