**Overview:** Project 5 takes a break from using any openMP pragmas for performance, and instead looks at the speedup achieved from using SSE SIMD vectors that can hold up to 4 floating points per vector array. The program compares the speedup achieved from taking advantage of SIMD at the assembly language level in array multiplication and array multiplication plus summing compared to doing it normally.

## 1. The code ran on:

- Linux flip3.engr.oregonstate.edu 3.10.0-693.11.1.el7.x86\_64 #1 SMP Mon Dec 4 23:52:40 UTC 2017 x86\_64 x86\_64 x86\_64 GNU/Linux
- o 96GiB RAM Memory
- o 12 (hyperthreading x2) CPUs @ Intel(R) Xeon(R) CPU X5650 @ 2.67GHz
- 2. The **RAW DATA** table generated from the program. Performance is measured as MegaMults/second. The average is generated after 256 runs for each array size.


array _size	nonSI MD Mult Peak	nonSIM D Mult Avg	SIMD Mult Peak	SIMD Mult Avg	nonSIMD Mult Reduct Peak	nonSIMD Reduct Mult Avg	SIMD Mult Reduct Peak	SIMD Mult Reduct Avg
1000	119.9 61101	119.093 49	971.05 2972	970.31 1429	121.715286	121.0655 59	967.117 157	964.44 9793
5000	121.4 50955	120.569 346	1010.6 75663	1002.8 67859	122.992368	122.5795 72	978.441 611	972.64 8439
10000	121.0 88687	119.974 158	979.33 4024	967.27 9645	123.213245	122.3625 62	1029.12 9078	1021.1 71346
25000	121.1 21742	120.044 104	905.20 2222	886.64 8226	123.233467	121.5213 8	993.129 502	980.00 1477
50000	120.7 27759	120.028 505	820.48 0122	799.51 7285	123.205469	122.7817 86	1001.98 469	994.95 1848
10000 0	120.5 8726	119.864 321	792.17 3615	786.03 3142	123.229648	122.6152 68	1001.36 0951	990.28 1493
25000 0	224.0 34014	221.707 221	1399.0 23086	1351.8 58276	235.208442	219.1129 63	1895.43 2787	1881.7 63146
50000	229.6	209.593	1411.0	1388.3	234.883032	234.0799	1868.64	1851.6

0	86411	845	21921	63834		58	9392	74221
75000	228.7	205.586	1389.0	1304.3	235.123132	233.9358	1876.19	1860.1
0	94697	503	58586	69457		38	1378	75325
10000	228.0	211.268	1289.8	1171.1	235.093214	233.9398	1881.49	1859.8
00	6322	548	43105	75632		14	8962	852
20000	225.7	216.630	959.66	921.40	231.880696	230.0855	1553.63	1464.9
00	57408	177	715	6256		51	8389	67622
40000	225.7	214.171	861.48	812.70	231.74959	231.1894	1424.39	1343.0
00	12093	558	4701	2464		35	2905	32774
80000	225.4	221.533	870.56	803.78	231.721887	231.0974	1425.22	1216.1
00	90285	296	9884	8619		31	1602	14117
12000	225.4	223.918	852.13	809.01	231.74719	231.2727	1396.09	1311.1
000	76521	032	243	4786		08	4448	57884
16000	225.4	223.259	863.28	825.40	231.91295	231.4566	1392.77	1259.5
000	16315	269	3189	1672		7	9827	77656
24000	227.2	226.126	873.33	821.60	231.807895	231.2420	1418.26	1257.4
000	30148	981	5432	2122		16	8454	12939
32000	225.8	224.770	876.62	840.43	231.876878	231.1786	1426.09	1340.1
000	8442	722	6276	1791		76	3984	40464

## The $\ensuremath{\textbf{REPORT}}$ table with $\ensuremath{\textbf{Speedup}}$ calculated using peak performance:

array_size	Mult Speedup	Mult Reduction Speedup
1000	8.094732075	7.945732938
5000	8.321677364	7.955303462
10000	8.087741706	8.352422485
25000	7.473490779	8.058926898
50000	6.796118215	8.132631596
100000	6.569297743	8.125974287
250000	6.244690532	8.058523626

500000	6.143253817	7.95565936
750000	6.071200968	7.979612053
1000000	5.655638401	8.003204048
2000000	4.250877783	6.700162695
4000000	3.816741449	6.146258576
8000000	3.860786659	6.150569635
12000000	3.779251277	6.024213057
16000000	3.82972807	6.005614723
24000000	3.843395956	6.118292278
32000000	3.880862062	6.150220739



## 3. Patterns:

- As the array size grows, speedup slightly decreases for both functions, with a dramatic decrease when the array size is between 1M and 4M, and afterwards, the speedup is more or less consistent.
- Speedup for SIMD Multiplication Reduction is consistently greater than SIMD Multiplication at larger arrays (>50000)
- With the exception of SIMD Multiplication speedup at very large array sizes (>4M), all other Speedup is >4.
- 4. The speedup is not necessarily consistent across the variety of array sizes:
  - With array size less than 1M, speedup is remarkably high, although we see SIMD Mult gradually decreasing as the array size gets bigger.
  - Between size 1M and 4M, the speedup drastically reduces for both functions.
  - For size 4M and onwards, the speedup is relatively consistent for both functions.
- 5. After some research, the main reason why we see a decrease in Speedup as array size grows bigger is due to the limited cache size. On the flip server, there are three levels of CPU cache:

L1d cache: 32K
L1i cache: 32K
L2 cache: 256K
L3 cache: 12288K

Since there is no pre-fetching involved (although my understanding is that L3 cache utilizes some pre-fetching at the hardware level), utilizing spatial coherence and having data already in cache to be processed is important to performance. Having a giant L3 cache line size reduces the frequency to fetch data from memory. The L3 cache can feed to the L2 and L1 cache directly to the processor. For smaller array sizes, the data can be stored directly on the cache ready to be fed to the processor, reducing the number of cache misses. However, around 1M-4M array sizes, where we see the dramatic reduction in Speedup, the L3 cache no longer has enough space to hold array data, resulting in more cache misses and the need to grab data from main memory.

- 6.
- The biggest performance hit that explains why SIMD array multiplication is <4.0 is the cache misses that are incurred, especially at larger array sizes, especially when we consider that there's no pre-fetching involved, and for SIMD, it's calculating four values at once. At this rate of processing, it's very likely the CPU has a much higher chance waiting for data to come from memory compared to SISD.</p>
- It's much harder to explain why SIMD array multiplication may be >4.0, especially in this project, where we see the Speedup peak at 8.5 for smaller array sizes!
  One weak explanation is just bad data: we capture SIMD values at better peaks and non-SIMD values at worse peaks, and hence got a Speedup of >4.0. A much

better reason would be focused on the fact that the compiling non-SIMD instructions may have some overhead for each multiplication we do in the loop. In this project, the SIMD multiplication function is *very* efficient, as it's directly written in assembly. The non-SIMD function is not. There may be very well be additional assembly execution steps involved for each calculation that the compiler adds. This would reduce the performance of the non-SIMD function from it's theoretical best, which leads to a much greater Speedup > 4.0 when it's compared to its SIMD assembly-wrapped equivalent.

7.

- The reason for the Speedup being <4.0 for SIMD multiplication add would be the same as for SIMD multiplication: the CPU has a much higher chance waiting for data to come from memory compared to SISD, resulting in higher cache misses and reduced performance.
- I believe the reason why the Speedup can be >4.0 for SIMD multiplication add (henceforth abbreviated as SIMDMA) is the same as that of SIMD multiplication. From the data, we see that the Speedup is consistently better than the Speedup of SIMD multiplication. Given the function, I observed that there is one additional step for each calculation: adding the calculated value to a 3rd register (there's also the additional step at the end of summing all the values in the 3rd vector register, but this is negligible given it's done only once). Again, this is incredibly efficient at the assembly level, and requires only one extra execution step. However, this may not be the case when written in C++ for the non-SIMD function. Although it's a single extra C++ step to add the value to a cumulator after the multiplication step, the compiler might not be entirely efficient and break this down as several assembly steps. Hence, we see why when comparing the Speedup between the 2 functions, SIMDMA consistently is better. This fact points us to the fact that the C++ code is simply not as efficient, and hence, would reduce the performance of the non-SIMD function from it's theoretical best, which leads to a much greater Speedup > 4.0 when it's compared to its SIMD assembly-wrapped equivalent.