

# PROFET™+ 12V BTS5020-2EKA

Smart High-Side Power Switch Dual Channel,  $20m\Omega$ 

**Data Sheet** 

Rev. 2.1, 2011-09-01

**Automotive Power** 



#### **Table of Contents**

# **Table of Contents**

I	Overview	. 4
2	Block Diagram	. 6
3	Pin Configuration	. 7
3.1	Pin Assignment	. 7
3.2	Pin Definitions and Functions	. 7
3.3	Voltage and Current Definition	. 8
1	General Product Characteristics	. 9
1.1	Absolute Maximum Ratings	
1.2	Functional Range	
1.3	Thermal Resistance	12
1.3.1	PCB set up	12
1.3.2	Thermal Impedance	13
5	Power Stage	15
5.1	Output ON-state Resistance	
5.2	Turn ON/OFF Characteristics with Resistive Load	
5.3	Inductive Load	16
5.3.1	Output Clamping	16
5.3.2	Maximum Load Inductance	17
5.4	Inverse Current Capability	17
5.5	Electrical Characteristics Power Stage	19
6	Protection Functions	21
6.1	Loss of Ground Protection	21
6.2	Undervoltage Protection	21
3.3	Overvoltage Protection	22
6.4	Reverse Polarity Protection	23
6.5	Overload Protection	
3.5.1	Current Limitation	
5.5.2	Temperature Limitation in the Power DMOS	
5.5.3	Short Circuit Appearance with Channel in Parallel	
3.6	Electrical Characteristics for the Protection Functions	
7	Diagnostic Functions	
7.1	IS Pin	
7.2	SENSE Signal in Different Operating Modes	
7.3	SENSE Signal in the Nominal Current Range	
7.3.1	SENSE Signal Variation as a Function of Temperature and Load Current	
7.3.2	SENSE Signal Timing	
7.3.3	SENSE Signal in Open Load	
7.3.3.1	Open Load in OFF Diagnostic	
7.3.3.2	Open Load Diagnostic	
7.3.3.3 7.3.4	Open Load Diagnostic Timing	
7.3. <del>4</del> 7.3.5	SENSE Signal in Case of Overload	
7.3.6	SENSE Signal in Case of Inverse Current	
7.4	Electrical Characteristics Diagnostic Function	
	· ·	
<b>5</b>	Input Pins	
3.1	Input Circuitry	3/

#### **BTS5020-2EKA**



#### **Table of Contents**

8.2	DEN / DSEL Pin	
8.3	Input Pin Voltage	
8.4	Electrical Characteristics	38
9	Characterization Results	39
9.1	General Product Characteristics	39
9.1.1	Minimum Functional Supply Voltage	39
9.1.2	Undervoltage Shutdown	39
9.1.3	Current Consumption One Channel active	40
9.1.4	Current Consumption Two Channels active	40
9.1.5	Standby Current for Whole Device with Load	
9.2	Power Stage	
9.2.1	Output Voltage Drop Limitation at Low Load Current	
9.2.2	Drain to Source Clamp Voltage	
9.2.3	Slew Rate at Turn ON	
9.2.4	Slew Rate at Turn OFF	
9.2.5	Turn ON	
9.2.6	Turn OFF	
9.2.7	Turn ON / OFF matching	
9.2.8	Switch ON Energy	
9.2.9	Switch OFF Energy	
9.3	Protection Functions	
9.3.1	Overload Condition in the Low Voltage Area	
9.3.2	Overload Condition in the High Voltage Area	
9.4	Diagnostic Mechanism	
9.4.1	Current Sense at no Load	
9.4.2	Open Load Detection Threshold in ON State	
9.4.3	Sense Signal Maximum Voltage	
9.4.4	Sense Signal maximum Current	
9.5	Input Pins	
9.5.1	Input Voltage Threshold ON to OFF	
9.5.2	Input Voltage Threshold OFF to ON	
9.5.3	Input Voltage Hysteresis	
9.5.4	Input Current High Level	49
10	Application Information	50
10.1	Further Application Information	51
11	Package Outlines	52
12	Pavision History	53



#### **Smart High-Side Power Switch**

**BTS5020-2EKA** 





## 1 Overview

#### **Application**

- · Suitable for resistive, inductive and capacitive loads
- · Replaces electromechanical relays, fuses and discrete circuits
- · Most suitable for loads with high inrush current, such as lamps

#### **Basic Features**

- · Two channel device
- · Very low stand-by current
- 3.3 V and 5 V compatible logic inputs
- Electrostatic discharge protection (ESD)
- Optimized electromagnetic compatibility
- · Logic ground independent from load ground
- Very low power DMOS leakage current in OFF state
- Green product (RoHS compliant)
- AEC qualified

## Description

The BTS5020-2EKA is a 20 m $\Omega$  dual channel Smart High-Side Power Switch, embedded in a PG-DSO-14-40 EP, Exposed Pad package, providing protective functions and diagnosis. The power transistor is built by an N-channel vertical power MOSFET with charge pump. The device is integrated in Smart6 technology. It is specially designed to drive lamps up to 2 \* P27W/P21W + R5W, as well as LEDs in the harsh automotive environment.



#### Table 1 Product Summary

Parameter	Symbol	Value
Operating voltage range	$V_{S(OP)}$	5 V 28 V
Maximum supply voltage	$V_{S(LD)}$	41 V
Maximum ON state resistance at $T_J$ = 150 °C per channel	$R_{DS(ON)}$	44 mΩ
Nominal load current (one channel active)	$I_{L(NOM)1}$	7 A
Nominal load current (both channels active)	$I_{L(NOM)2}$	5 A
Typical current sense ratio	$k_{ILIS}$	3000
Minimum current limitation	$I_{L5(SC)}$	50 A
Maximum standby current with load at $T_J$ = 25 °C	$I_{S(OFF)}$	500 nA

Туре	Package	Marking
BTS5020-2EKA	PG-DSO-14-40 EP	BTS5020-2EKA



Overview

#### **Diagnostic Functions**

- · Proportional load current sense for both channels multiplexed
- · Open load in ON and OFF
- Short circuit to battery and ground
- Overtemperature
- Stable diagnostic signal during short circuit
- Enhanced  $k_{\rm ILIS}$  dependency with temperature and load current

#### **Protection Functions**

- Stable behavior during undervoltage
- Reverse polarity protection with external components
- · Secure load turn-off during logic ground disconnect with external components
- Overtemperature protection with restart
- Overvoltage protection with external components
- Voltage dependent current limitation
- · Enhanced short circuit operation



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram for the BTS5020-2EKA



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration

#### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	GrouND; Ground connection
2	IN0	INput channel 0; Input signal for channel 0 activation
3	DEN	Diagnostic ENable; Digital signal to enable/disable the diagnosis of the device
4	IS	Sense; Sense current of the selected channel
5	DSEL	Diagnostic SELection; Digital signal to select the channel to be diagnosed
6	IN1	INput channel 1; Input signal for channel 1 activation
7, 11	NC	Not Connected; No internal connection to the chip
8, 9, 10	OUT1	<b>OUTput 1</b> ; Protected high side power output channel 1 <sup>1)</sup>
12, 13, 14	OUT0	<b>OUTput 0</b> ; Protected high side power output channel 0 <sup>1)</sup>
Cooling Tab	$V_{S}$	Voltage Supply; Battery voltage

<sup>1)</sup> All output pins of a given channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.



**Pin Configuration** 

# 3.3 Voltage and Current Definition

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 $T_{\rm J}$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply Voltages		<u> </u>			<del>- '</del>		
Supply voltage	$V_{S}$	-0.3	_	28	V	_	P_4.1.1
Reverse polarity voltage	-V <sub>S(REV)</sub>	0	_	16	V	$t$ < 2 min $T_{\rm A}$ = 25 °C $R_{\rm L} \ge$ 4 $\Omega$ $R_{\rm GND}$ = 150 $\Omega$	P_4.1.2
Supply voltage for short circuit protection	$V_{\mathrm{BAT}(\mathrm{SC})}$	0	_	24	V	$^{2)}$ $R_{\rm ECU}$ = 20 m $\Omega$ $R_{\rm Cable}$ = 16 m $\Omega$ /m $L_{\rm Cable}$ = 1 $\mu$ H/m, $l$ = 0 or 5 m See Chapter 6 and Figure 53	P_4.1.3
Supply voltage for Load dump protection	$V_{\mathrm{S(LD)}}$	_	_	41	V	$^{3)}R_{l} = 2 \Omega$ $R_{L} = 4 \Omega$	P_4.1.12
Short Circuit Capability		<u> </u>			<del>- '</del>		
Permanent short circuit IN pin toggles	n <sub>RSC1</sub>	_	_	40	k cycles	$t_{ON} = 300 \text{ms}$	P_4.1.4
Input Pins						0.1	
Voltage at INPUT pins	$V_{IN}$	-0.3 -	_	6 7	V		P_4.1.13
Current through INPUT pins	$I_{IN}$	-2	_	2	mA	_	P_4.1.14
Voltage at DEN pin	$V_{DEN}$	-0.3 -	_	6	V	_ t < 2 min	P_4.1.15
Current through DEN pin	$I_{DEN}$	-2	_	2	mA	_	P_4.1.16
Voltage at DSEL pin	$V_{DSEL}$	-0.3 -	-	6	V	_ t < 2 min	P_4.1.17
Current through DSEL pin	$I_{DSEL}$	-2	_	2	mA	_	P_4.1.18
Sense Pin	DOLL					<u>l</u>	
Voltage at IS pin	$V_{IS}$	-0.3	_	$V_{S}$	V	_	P_4.1.19
Current through IS pin	$I_{IS}$	-25	_	50	mA	_	P_4.1.20
Power Stage		1				I	1
Load current	$ I_{L} $	_	_	$I_{L(LIM)}$	Α	_	P_4.1.21
Power dissipation (DC)	$P_{TOT}$	-	-	2.2	W	T <sub>A</sub> = 85 °C T <sub>J</sub> < 150 °C	P_4.1.22



#### Table 2 Absolute Maximum Ratings (cont'd)<sup>1)</sup>

 $T_{\rm J}$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Maximum energy dissipation Single pulse (one channel)	$E_{AS}$	-	-	75	mJ	$I_{L(0)}$ = 6 A $T_{J(0)}$ = 150 °C $V_{\rm S}$ = 13.5 V	P_4.1.23
Voltage at power transistor	$V_{DS}$	_	_	41	V	_	P_4.1.26
Currents	•	"	<u> </u>			1	
Current through ground pin	$I_{GND}$	-10 -150	_	10 20	mA	- t < 2 min	P_4.1.27
Temperatures	•	'					
Junction temperature	$T_{J}$	-40	_	150	°C	_	P_4.1.28
Storage temperature	$T_{STG}$	-55	_	150	°C	_	P_4.1.30
ESD Susceptibility			-	-		·	<del>-</del>
ESD susceptibility (all pins)	$V_{ESD}$	-2	_	2	kV	<sup>5)</sup> HBM	P_4.1.31
ESD susceptibility OUT Pin vs. GND and $V_{\rm S}$ connected	$V_{ESD}$	-4	-	4	kV	<sup>5)</sup> HBM	P_4.1.32
ESD susceptibility	$V_{ESD}$	-500	_	500	V	6) CDM	P_4.1.33
ESD susceptibility pin (corner pins)	$V_{ESD}$	-750	-	750	V	<sup>6)</sup> CDM	P_4.1.34

- 1) Not subject to production test. Specified by design.
- 2) Hardware set-up in accordance to AEC Q100-012 and AEC Q101-006.
- 3)  $V_{\rm S(LD)}$  is setup without the DUT connected to the generator per ISO 7637-1.
- 4) EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100 ppm. Please refer to the legal disclaimer for short-circuit capability on Page 54 of this document.
- 5) ESD susceptibility HBM according to EIA/JESD 22-A 114B.
- 6) "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



# 4.2 Functional Range

Table 3 Functional Range  $T_J$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Nominal operating voltage	$V_{NOM}$	8	13.5	18	V	_	P_4.2.1
Extended operating voltage	V <sub>S(OP)</sub>	5	_	28	V	$^{2)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm L}$ = 4 $\Omega$ $V_{\rm DS}$ < 0.5 V See Figure 15	P_4.2.2
Minimum functional supply voltage	$V_{S(OP)\_MIN}$	3.8	4.3	5	V	$I^{1)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm L}$ = 4 $\Omega$ From $I_{\rm OUT}$ = 0 A to $V_{\rm DS}$ < 0.5 V; See Figure 15 See Figure 29	P_4.2.3
Undervoltage shutdown	V <sub>S(UV)</sub>	3	3.5	4.1	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 0 V $R_{\rm L}$ = 4 $\Omega$ From $V_{\rm DS}$ < 1 V; to $I_{\rm OUT}$ = 0 A See Figure 15 See Figure 30	P_4.2.4
Undervoltage shutdown hysteresis	$V_{\mathrm{S(UV)\_HYS}}$	_	850	_	mV	2) _	P_4.2.13
Operating current One channel active	$I_{ m GND\_1}$	_	3.5	6	mA	$V_{\rm IN} = 5.5 \ {\rm V}$ $V_{\rm DEN} = 5.5 \ {\rm V}$ Device in $R_{\rm DS(ON)}$ $V_{\rm S} = 18 \ {\rm V}$ See Figure 31	P_4.2.5
Operating current All channels active	$I_{GND\_2}$	-	5	8	mA	$V_{\rm IN}$ = 5.5 V $V_{\rm DEN}$ = 5.5 V Device in $R_{\rm DS(ON)}$ $V_{\rm S}$ = 18 V See Figure 32	P_4.2.6
Standby current for whole device with load (ambiente)	$I_{S(OFF)}$	_	0.1	0.5	μΑ	$^{1)}$ $V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J} \le$ 85 °C See <b>Figure 33</b>	P_4.2.7



Table 3 Functional Range (cont'd) $T_J$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol Values			Unit	Note /	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>	
Maximum standby current for whole device with load	$I_{\mathrm{S(OFF)\_150}}$	-	5	20	μΑ	$V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J}$ = 150 °C See <b>Figure 33</b>	P_4.2.10
Standby current for whole device with load, diagnostic active	$I_{\mathrm{S(OFF\_DEN)}}$	-	0.6	-	mA	$^{2)}$ $V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ = 5.5 V	P_4.2.8

<sup>1)</sup> Test at  $T_J$  = -40°C only

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol	Symbol Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Junction to soldering point	$R_{thJS}$	_	5	_	K/W	1)	P_4.3.1
Junction to ambient Both channels active	$R_{thJA}$	_	30	_	K/W	1) 2)	P_4.3.2

<sup>1)</sup> Not subject to production test. Specified by design.

2)Specified  $R_{thja}$  value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the exposed pad contacts the first inner copper layer. Please refer to Figure 4 and Figure 5.

#### 4.3.1 PCB set up




Figure 4 2s2p PCB Cross Section

<sup>2)</sup> Not subject to production test. Specified by design.






Figure 5 PC Board Top and Bottom View for Thermal Simulation with 600 mm<sup>2</sup> Cooling Area

## 4.3.2 Thermal Impedance




Figure 6 Typical Thermal Impedance. PCB set up according Figure 5






Figure 7 Typical Thermal Resistance. PCB set up 1s0p



# 5 Power Stage

The power stages are built using an N-channel vertical power MOSFET (DMOS) with charge pump.

#### 5.1 Output ON-state Resistance

The ON-state resistance  $R_{\rm DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_{\rm J}$ . Figure 8 shows the dependencies in terms of temperature and supply voltage for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 6.4**.




Figure 8 Typical ON-state Resistance

A high signal at the input pin (see **Chapter 8**) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

#### 5.2 Turn ON/OFF Characteristics with Resistive Load

Figure 9 shows the typical timing when switching a resistive load.




Figure 9 Switching a Resistive Load Timing



#### 5.3 Inductive Load

## 5.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage  $V_{\rm OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism  $Z_{\rm DS(AZ)}$  implemented that limits negative output voltage to a certain level ( $V_{\rm S}$  -  $V_{\rm DS(AZ)}$ ). Please refer to **Figure 10** and **Figure 11** for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 10 Output Clamp (OUT0 and OUT1)




Figure 11 Switching an Inductive Load Timing



#### 5.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS5020-2EKA. This energy can be calculated with following equation:

$$E = V_{\mathsf{DS}(\mathsf{AZ})} \times \frac{L}{R_\mathsf{L}} \times \left[ \frac{V_\mathsf{S} - V_{\mathsf{DS}(\mathsf{AZ})}}{R_\mathsf{L}} \times \ln\left(1 - \frac{R_\mathsf{L} \times I_\mathsf{L}}{V_\mathsf{S} - V_{\mathsf{DS}(\mathsf{AZ})}}\right) + I_\mathsf{L} \right] \tag{1}$$

Following equation simplifies under the assumption of  $R_1 = 0 \Omega$ .

$$E = \frac{1}{2} \times L \times I^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(AZ)}}\right)$$
 (2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 12** for the maximum allowed energy dissipation as a function of the load current.




Figure 12 Maximum Energy Dissipation Single Pulse,  $T_{J(0)}$  = 150 °C;  $V_S$  = 13.5V

#### 5.4 Inverse Current Capability

In case of inverse current, meaning a voltage  $V_{\rm INV}$  at the OUTput higher than the supply voltage  $V_{\rm S}$ , a current  $I_{\rm INV}$  will flow from output to  $V_{\rm S}$  pin via the body diode of the power transistor (please refer to **Figure 13**). The output stage follows the state of the IN pin, except if the IN pin goes from OFF to ON during inverse. In that particular case, the output stage is kept OFF until the inverse current disappears. Nevertheless, the current  $I_{\rm INV}$  should not be higher than  $I_{\rm L(INV)}$ . Otherwise, the second channel can be corrupted and erratic behavior can be observed. If the affected channel is OFF, the diagnostic will detect an open load at OFF. If the affected channel is ON, the diagnostic will detect open load at ON (the overtemperature signal is inhibited). At the appearance of  $V_{\rm INV}$ , a parasitic diagnostic can be observed at the unaffected channel. After, the diagnosis is valid and reflects the output state. At  $V_{\rm INV}$  vanishing, the diagnosis is valid and reflects the output state. During inverse current, no protection function are available.






Figure 13 Inverse Current Circuitry



# 5.5 Electrical Characteristics Power Stage

 Table 5
 Electrical Characteristics: Power Stage

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
ON-state resistance per channel	R <sub>DS(ON)_150</sub>	33	40	44	mΩ	$I_{\rm L} = I_{\rm L4} = 7 {\rm ~A}$ $V_{\rm IN} = 4.5 {\rm ~V}$ $T_{\rm J} = 150 {\rm ~°C}$ See Figure 8	P_5.5.1
ON-state resistance per channel	$R_{\mathrm{DS(ON)\_25}}$	_	20	_	mΩ	<sup>1)</sup> $T_{\rm J}$ = 25 °C	P_5.5.21
Nominal load current One channel active	$I_{L(NOM)1}$	_	7	_	А	$^{1)}$ $T_{A}$ = 85 °C $T_{J}$ < 150 °C	P_5.5.2
Nominal load current All channel active	$I_{L(NOM)2}$	-	5	_	А		P_5.5.3
Output voltage drop limitation at small load currents	$V_{\mathrm{DS(NL)}}$	-	10	25	mV	$I_{\rm L}$ = $I_{\rm L0}$ = 50 mA See <b>Figure 34</b>	P_5.5.4
Drain to source clamping voltage $V_{\mathrm{DS(AZ)}}$ = [ $V_{\mathrm{S}}$ - $V_{\mathrm{OUT}}$ ]	$V_{DS(AZ)}$	41	47	53	V	$I_{\rm DS}$ = 20 mA See <b>Figure 11</b> See <b>Figure 35</b>	P_5.5.5
Output leakage current per channel; $T_{\rm J}$ $\leq$ 85 °C	$I_{L(OFF)}$	_	0.1	0.5	μΑ	$V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J}$ ≤ 85 °C	P_5.5.6
Output leakage current per channel; $T_{\rm J}$ = 150 °C	I <sub>L(OFF)_150</sub>	_	2.5	10	μА	$V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J}$ = 150 °C	P_5.5.8
Inverse current capability	$I_{L(INV)}$	_	5	_	Α	$^{1)}$ $V_{\rm S}$ < $V_{\rm OUTx}$	P_5.5.9
Slew rate 30% to 70% $V_{\rm S}$	$dV/dt_{ON}$	0.1	0.25	0.5	V/µs	$R_{\rm L}$ = 4 $\Omega$ $V_{\rm S}$ = 13.5 V	P_5.5.11
Slew rate 70% to 30% $V_{ m S}$	$-dV/dt_{OFF}$	0.1	0.25	0.5	V/μs	See Figure 9 See Figure 36	P_5.5.12
Slew rate matching $\mathrm{d}V/\mathrm{d}t_{\mathrm{ON}}$ - $\mathrm{d}V/\mathrm{d}t_{\mathrm{OFF}}$	$\Delta dV/dt$	-0.15	0	0.15	V/µs	See Figure 37 See Figure 38	P_5.5.13
Turn-ON time to $V_{\rm OUT}$ = 90% $V_{\rm S}$	t <sub>ON</sub>	30	90	230	μS	See Figure 39 See Figure 40	P_5.5.14
Turn-OFF time to $V_{\rm OUT}$ = 10% $V_{\rm S}$	$t_{OFF}$	30	90	230	μS		P_5.5.15
Turn-ON / OFF matching $t_{\text{OFF}}$ - $t_{\text{ON}}$	$\Delta t_{\mathrm{SW}}$	-50	0	50	μS		P_5.5.16
Turn-ON time to $V_{\rm OUT}$ = 10% $V_{\rm S}$	t <sub>ON_delay</sub>	10	35	100	μS		P_5.5.17
Turn-OFF time to $V_{\rm OUT}$ = 90% $V_{\rm S}$	$t_{OFF\_delay}$	10	35	100	μS		P_5.5.18



#### Table 5 Electrical Characteristics: Power Stage (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Switch ON energy	$E_{ON}$	_	1	-	mJ	$^{1)}$ $R_{\rm L}$ = 4 $\Omega$ $V_{\rm OUT}$ = 90% $V_{\rm S}$ $V_{\rm S}$ = 18 V See Figure 41	P_5.5.19
Switch OFF energy	$E_{OFF}$	-	0.9	_	mJ	$^{1)}$ $R_{\rm L}$ = 4 Ω $V_{\rm OUT}$ = 10% $V_{\rm S}$ $V_{\rm S}$ = 18 V See Figure 42	P_5.5.20

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Test at  $T_J$  = -40°C only



#### 6 Protection Functions

The device provides integrated protection functions. These functions are designed to prevent the destruction of the IC from fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

#### 6.1 Loss of Ground Protection

In case of loss of the module ground and the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pins.

In case of loss of device ground, it's recommended to use input resistors between the microcontroller and the BTS5020-2EKA to ensure switching OFF of channels.

In case of loss of module or device ground, a current  $(I_{OUT(GND)})$  can flow out of the DMOS. Figure 14 sketches the situation.

 $Z_{\rm GND}$  can be either resistor or diode.




Figure 14 Loss of Ground Protection with External Components

#### 6.2 Undervoltage Protection

Between  $V_{\rm S(UV)}$  and  $V_{\rm S(OP)}$ , the undervoltage mechanism is triggered.  $V_{\rm S(OP)}$  represents the minimum voltage where the switching ON and OFF can takes place.  $V_{\rm S(UV)}$  represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism  $V_{\rm S(UV)}$ , the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism  $V_{\rm S(OP)}$ , then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until  $V_{\rm S}$  is in the  $V_{\rm NOM}$  range. Figure 15 sketches the undervoltage mechanism.






Figure 15 Undervoltage Behavior

## 6.3 Overvoltage Protection

There is an integrated clamp mechanism for overvoltage protection  $(Z_{D(AZ)})$ . To guarantee this mechanism operates properly in the application, the current in the Zener diode has to be limited by a ground resistor. **Figure 16** shows a typical application to withstand overvoltage issues. In case of supply voltage higher than  $V_{S(AZ)}$ , the power transistor switches ON and the voltage across the logic section is clamped. As a result, the internal ground potential rises to  $V_S - V_{S(AZ)}$ . Due to the ESD Zener diodes, the potential at pin INx, DSEL and DEN rises almost to that potential, depending on the impedance of the connected circuitry. In the case the device was ON, prior to overvoltage, the BTS5020-2EKA remains ON. In the case the BTS5020-2EKA was OFF, prior to overvoltage, the power transistor can be activated. In the case the supply voltage is in above  $V_{BAT(SC)}$  and below  $V_{DS(AZ)}$ , the output transistor is still operational and follows the input. If at least one channel is in the ON state, parameters are no longer guaranteed and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy  $E_{AS}$  capability.  $Z_{GND}$  as a resistor (150  $\Omega$ ) will offer superior results compared to a diode and resistor (1 k $\Omega$ ).




Figure 16 Overvoltage Protection with External Components



#### 6.4 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diodes of the power DMOS causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Additionally, the current into the ground path and the logic pins has to be limited to the maximum current described in **Chapter 4.1** with an external resistor. **Figure 17** shows a typical application.  $R_{\rm GND}$  resistor is used to limit the current in the Zener protection of the device. Resistors  $R_{\rm DSEL}$ ,  $R_{\rm DEN}$ , and  $R_{\rm IN}$  are used to limit the current in the logic of the device and in the ESD protection stage.  $R_{\rm SENSE}$  is used to limit the current in the sense transistor which behaves as a diode. The recommended value for  $R_{\rm DEN} = R_{\rm DSEL} = R_{\rm IN} = R_{\rm SENSE} = 4.7~{\rm k}\Omega$ .  $Z_{\rm GND}$  can be either a 150  $\Omega$  resistor or Schottky diode with 1 k $\Omega$  resistor in parallel.

In case the overvoltage is not considered in the application,  $R_{\text{GND}}$  can be replaced by a Schottky diode and  $1\text{k}\Omega$  resistor in parallel. Optionally a capacitor in parallel is recommended for EMC reasons.

During reverse polarity, no protection functions are available.




Figure 17 Reverse Polarity Protection with External Components

#### 6.5 Overload Protection

In case of overload, such as high inrush of cold lamp filament, or short circuit to ground, the BTS5020-2EKA offers several protection mechanisms.

#### 6.5.1 Current Limitation

At first step, the instantaneous power in the switch is maintained at a safe value by limiting the current to the maximum current allowed in the switch  $I_{L(SC)}$ . During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS. The current limitation value is  $V_{\rm DS}$  dependent. **Figure 18** shows the behavior of the current limitation as a function of the drain to source voltage.






Figure 18 Current Limitation (typical behavior)

## 6.5.2 Temperature Limitation in the Power DMOS

Each channel incorporates both an absolute  $(T_{J(SC)})$  and a dynamic  $(T_{J(SW)})$  temperature sensor. Activation of either sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective switch OFF latches the output until the temperature has reached an acceptable value. **Figure 19** gives a sketch of the situation. The  $\Delta T_{STEP}$  describes the device's warming, due to the overcurrent in the channel.

A retry strategy is implemented such that when the DMOS temperature has cooled down enough, the switch is switched ON again, if the IN pin signal is still high (restart behavior).






Figure 19 Overload Protection

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependant and cannot be described.

## 6.5.3 Short Circuit Appearance with Channel in Parallel

The two channels are not synchronized in the restart event. When the two channels are in temperature limitation, the channel which has cooled down the fastest doesn't wait for the second one to be cooled down as well to restart. Thus, it is not recommended to use the device with channels in parallel.



#### 6.6 **Electrical Characteristics for the Protection Functions**

#### Table 6 **Electrical Characteristics: Protection**

Parameter	Symbol		Values			Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Loss of Ground					-		*
Output leakage current while GND disconnected	$I_{\mathrm{OUT}(\mathrm{GND})}$	_	0.1	_	mA	$^{1) \ 2)} V_{\rm S} = 28 \text{ V}$ See <b>Figure 14</b>	P_6.6.1
Reverse Polarity							
Drain source diode voltage during reverse polarity	$V_{DS(REV)}$	200	650	700	mV	$I_{\rm L}$ = -4 A $T_{\rm J}$ = 150 °C See <b>Figure 17</b>	P_6.6.2
Overvoltage		·		•			
Overvoltage protection	$V_{\mathrm{S(AZ)}}$	41	47	53	V	$I_{\rm SOV}$ = 5 mA See <b>Figure 16</b>	P_6.6.3
Overload Condition		1	<u> </u>				1
Load current limitation	I <sub>L5(SC)</sub>	50	65	80	A	$^{3)}V_{\rm DS}$ = 5 V See <b>Figure 18</b> and <b>Figure 43</b>	P_6.6.4
Load current limitation	I <sub>L28(SC)</sub>	-	32	-	A	<sup>2)</sup> V <sub>DS</sub> = 28 V See <b>Figure 18</b> and <b>Figure 44</b>	P_6.6.7
Short circuit current during over temperature toggling	$I_{L(RMS)}$	-	6.5	-	A	$^{2)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm SHORT}$ = 100 m $\Omega$ $L_{\rm SHORT}$ = 5 $\mu \rm H$	P_6.6.12
Dynamic temperature increase while switching	$\Delta T_{J(SW)}$	-	80	-	K	4) See Figure 19	P_6.6.8
Thermal shutdown temperature	$T_{J(SC)}$	150	170 4)	200 4)	°C	<sup>5)</sup> See Figure 19	P_6.6.10
Thermal shutdown hysteresis	$\Delta T_{J(SC)}$	_	20	_	K	<sup>5) 4)</sup> See Figure 19	P_6.6.11

<sup>1)</sup> All pins are disconnected except  $V_{\rm S}$  and OUT.

<sup>2)</sup> Not Subject to production test, specified by design

<sup>3)</sup> Test at  $T_J$  = -40°C only

<sup>4)</sup> Functional test only

<sup>5)</sup> Test at  $T_J$  = +150°C only



## 7 Diagnostic Functions

For diagnosis purpose, the BTS5020-2EKA provides a combination of digital and analog signals at pin IS. These signals are called SENSE. In case the diagnostic is disabled via DEN, pin IS becomes high impedance. In case DEN is activated, the SENSE of the channel X is enabled/disabled via associated pin DSEL. **Table 7** gives the truth table.

Table 7 Diagnostic Truth Table

DEN	DSEL	IS
0	don't care	Z
1	0	Sense output 0 $I_{\rm IS(0)}$
1	1	Sense output 1 $I_{\rm IS(1)}$

#### 7.1 IS Pin

The BTS5020-2EKA provides a SENSE current written  $I_{\rm IS}$  at pin IS. As long as no "hard" failure mode occurs (short circuit to GND / current limitation / overtemperature / excessive dynamic temperature increase or open load at OFF) a proportional signal to the load current (ratio  $k_{\rm ILIS}$  =  $I_{\rm L}$  /  $I_{\rm IS}$ ) is provided. The complete IS pin and diagnostic mechanism is described on **Figure 20**. The accuracy of the SENSE depends on temperature and load current. The IS pin multiplexes the current  $I_{\rm IS(0)}$  and  $I_{\rm IS(1)}$ , via the pin DSEL. Thanks to this multiplexing, the matching between  $k_{\rm ILISCHANNEL0}$  and  $k_{\rm ILISCHANNEL1}$  is optimized. Due to the ESD protection, in connection to  $V_{\rm S}$ , it is not recommended to share the IS pin with other devices if these devices are using another battery feed. The consequence is that the unsupplied device would be fed via the IS pin of the supplied device.




Figure 20 Diagnostic Block Diagram



# 7.2 SENSE Signal in Different Operating Modes

Table 8 gives a quick reference for the state of the IS pin during device operation.

Table 8 Sense Signal, Function of Operation Mode

Operation Mode	Input level Channel X	DEN <sup>1)</sup>	Output Level	Diagnostic Output
Normal operation	OFF	Н	Z	Z
Short circuit to GND			~ GND	Z
Overtemperature			Z	Z
Short circuit to $V_{\rm S}$			$V_{S}$	$I_{IS(FAULT)}$
Open Load			< V <sub>OL(OFF)</sub>	Z
			OL(OFF)	$I_{IS(FAULT)}$
Inverse current			~ V <sub>INV</sub>	$I_{IS(FAULT)}$
Normal operation	ON		~ V <sub>S</sub>	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$
Current limitation			< V <sub>S</sub>	$I_{IS(FAULT)}$
Short circuit to GND			~ GND	$I_{IS(FAULT)}$
Overtemperature $T_{J(SW)}$			Z	$I_{IS(FAULT)}$
event				
Short circuit to $V_{\rm S}$			$V_{S}$	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$
Open Load			~ V <sub>S</sub> <sup>3)</sup>	$I_{\rm IS} < I_{\rm IS(OL)}$
Inverse current			~ V <sub>INV</sub>	$I_{\rm IS} < I_{\rm IS(OL)}^{4)}$
Underload			~ V <sub>S</sub> <sup>5)</sup>	$I_{\rm IS(OL)} < I_{\rm IS} < I_{\rm L(nom)}/k_{\rm ILIS}$
Don't care	Don't care	L	Don't care	Z

<sup>1)</sup> The table doesn't indicate but it is assumed that the appropriate channel is selected via the DSEL pin.

<sup>2)</sup> With additional pull-up resistor.

<sup>3)</sup> The output current has to be smaller than  $I_{\rm L(OL)}$ .

<sup>4)</sup> After maximum  $t_{INV}$ .

<sup>5)</sup> The output current has to be higher than  $I_{\rm L(OL)}$ .



#### 7.3 SENSE Signal in the Nominal Current Range

Figure 21 and Figure 22 show the current sense as a function of the load current in the power DMOS. Usually, a pull-down resistor  $R_{\rm IS}$  is connected to the IS pin. This resistor has to be higher than 560  $\Omega$  to limit the power losses in the sense circuitry. A typical value is 1.2 k $\Omega$ . The blue curve represents the ideal SENSE, assuming an ideal  $k_{\rm ILIS}$  factor value. The red curves show the accuracy the device provides across full temperature range, at a defined current.




Figure 21 Current Sense for Nominal Load

#### 7.3.1 SENSE Signal Variation as a Function of Temperature and Load Current

In some applications a better accuracy is required around half the nominal current  $I_{\text{L(NOM)}}$ . To achieve this accuracy requirement, a calibration on the application is possible. To avoid multiple calibration points at different load and temperature conditions, the BTS5020-2EKA allows limited derating of the  $k_{\text{ILIS}}$  value, at nominal load current ( $I_{\text{L3}}$ ;  $I_{\text{L3}} = +25~\text{°C}$ ). This derating is described by the parameter  $\Delta k_{\text{ILIS}}$ . Figure 22 shows the behavior of the SENSE current, assuming one calibration point at nominal load current and +25 °C.

The blue line indicates the typical  $k_{\rm ILIS}$  ratio.

The green lines indicate the derating on the parameter across temperature and voltage, assuming one calibration point at nominal temperature, nominal battery voltage and nominal load current.

The red lines indicate the  $k_{\rm ILIS}$  accuracy without calibration.






Figure 22 Improved SENSE Accuracy with One Calibration Point

# 7.3.2 SENSE Signal Timing

Figure 23 shows the timing during settling and disabling of the SENSE.




Figure 23 SENSE Settling / Disabling Timing



#### 7.3.3 SENSE Signal in Open Load

#### 7.3.3.1 Open Load in ON Diagnostic

If the channel is ON, a leakage current can still flow through an open load, for example due to humidity. The parameter  $I_{\text{L(OL)}}$  gives the threshold of recognition for this leakage current. If the current  $I_{\text{L}}$  flowing out the power DMOS is below this value, the device recognizes a failure, if the DEN (and DSEL) is selected. In that case, the SENSE current is below  $I_{\text{IS(OL)}}$ . Otherwise, the minimum SENSE current is given above parameter  $I_{\text{IS(OL)}}$ . Figure 24 shows the SENSE current behavior in this area. The red curve shows a typical product curve. The blue curve shows the ideal  $k_{\text{ILIS}}$  ratio.




Figure 24 Current Sense Ratio for Low Currents

#### 7.3.3.2 Open Load in OFF Diagnostic

For open load diagnosis in OFF-state, an external output pull-up resistor ( $R_{\rm OL}$ ) is recommended. For the calculation of pull-up resistor value, the leakage currents and the open load threshold voltage  $V_{\rm OL(OFF)}$  have to be taken into account. **Figure 25** gives a sketch of the situation.  $I_{\rm leakage}$  defines the leakage current in the complete system, including  $I_{\rm L(OFF)}$  (see **Chapter 5.5**) and external leakages, e.g, due to humidity, corrosion, etc.... in the application.

To reduce the stand-by current of the system, an open load resistor switch  $S_{OL}$  is recommended. If the channel x is OFF, the output is no longer pulled down by the load and  $V_{OUT}$  voltage rises to nearly  $V_{S}$ . This is recognized by the device as an open load. The voltage threshold is given by  $V_{OL(OFF)}$ . In that case, the SENSE signal is switched to the  $I_{IS(FAULT)}$ .

An additional  $R_{\rm PD}$  resistor can be used to pull  $V_{\rm OUT}$  to 0V. Otherwise, the OUT pin is floating. This resistor can be used as well for short circuit to battery detection, see **Chapter 7.3.4**.






Figure 25 Open Load Detection in OFF Electrical Equivalent Circuit

## 7.3.3.3 Open Load Diagnostic Timing

**Figure 26** shows the timing during either Open Load in ON or OFF condition when the DEN pin is HIGH. Please note that a delay  $t_{\text{sIS}(\text{FAULT\_OL\_OFF})}$  has to be respected after the falling edge of the input, when applying an open load in OFF diagnosis request, otherwise the diagnosis can be wrong.




Figure 26 SENSE Signal in Open Load Timing



## 7.3.4 SENSE Signal with OUT in Short Circuit to $V_{\rm S}$

In case of a short circuit between the OUTput-pin and the  $V_{\rm S}$  pin, all or portion (depending on the short circuit impedance) of the load current will flow through the short circuit. As a result, a lower current compared to the normal operation will flow through the DMOS of the BTS5020-2EKA, which can be recognized at the SENSE signal. The open load at OFF detection circuitry can also be used to distinguish a short circuit to  $V_{\rm S}$ . In that case, an external resistor to ground  $R_{\rm SC}$  vs is required. Figure 27 gives a sketch of the situation.




Figure 27 Short Circuit to Battery Detection in OFF Electrical Equivalent Circuit

#### 7.3.5 SENSE Signal in Case of Overload

An overload condition is defined by a current flowing out of the DMOS reaching the current limitation and / or the absolute dynamic temperature swing  $T_{\rm J(SW)}$  is reached, and / or the junction temperature reaches the thermal shutdown temperature  $T_{\rm J(SC)}$ . Please refer to **Chapter 6.5** for details.

In that case, the SENSE signal given is by  $I_{\rm IS(FAULT)}$  when the diagnostic is selected.

The device has a thermal restart behavior, such that when the over temperature or the exceed dynamic temperature condition has disappeared, the DMOS is reactivated if the IN is still at logical level one. If the DEN pin is activated, and DSEL pin is selected to the correct channel, SENSE is not toggling with the restart mechanism and remains to  $I_{\rm IS/FAUL,T}$ .

#### 7.3.6 SENSE Signal in Case of Inverse Current

In the case of inverse current, the sense signal of the affected channel will indicate open load in OFF state and indicate open load in ON state. The unaffected channel indicates normal behavior as long as the  $I_{\rm INV}$  current is not exceeding the maximum value specified in **Chapter 5.4**.



#### **Electrical Characteristics Diagnostic Function** 7.4

**Electrical Characteristics: Diagnostics** 

Parameter	Symbol	Values			Unit		Number
		Min.	Тур.	Max.		Test Condition	
Load Condition Threshold f	or Diagnostic		•	•	•		•
Open load detection threshold in OFF state	$V_{\rm S}$ - $V_{\rm OL(OFF)}$	4	-	6	V	$ \begin{array}{c} ^{1)} V_{\rm IN} = 0 \ {\rm V} \\ V_{\rm DEN} = 4.5 \ {\rm V} \\ {\rm See \ Figure \ 26} \\ \end{array} $	P_7.5.1
Open load detection threshold in ON state	$I_{L(OL)}$	5	-	30	mA	$V_{\rm IN}$ = $V_{\rm DEN}$ = 4.5 V $I_{\rm IS(OL)}$ = 4 $\mu$ A See Figure 24 See Figure 46	P_7.5.2
Sense Pin	1		<u> </u>		<b>"</b>	ı	
IS pin leakage current when sense is disabled	$I_{IS\_(DIS)}$	_	_	1	μΑ	$V_{\rm IN} = 4.5 \ {\rm V}$ $V_{\rm DEN} = 0 \ {\rm V}$ $I_{\rm L} = I_{\rm L4} = 7 \ {\rm A}$	P_7.5.4
Sense signal saturation voltage	$V_{\rm S}$ - $V_{\rm IS}$ (RANGE)	0	_	3	V	$^{3)}$ $V_{\rm IN}$ = 0 V $V_{\rm OUT}$ = $V_{\rm S}$ > 10 V $V_{\rm DEN}$ = 4.5 V $I_{\rm IS}$ = 6 mA See <b>Figure 47</b>	P_7.5.6
Sense signal maximum current in fault condition	$I_{IS(FAULT)}$	6	15	35	mA	$\begin{aligned} V_{\mathrm{IS}} &= V_{\mathrm{IN}} = V_{\mathrm{DSEL}} = 0 \ \mathrm{V} \\ V_{\mathrm{OUT}} &= V_{\mathrm{S}} > 10 \ \mathrm{V} \\ V_{\mathrm{DEN}} &= 4.5 \ \mathrm{V} \\ \mathrm{See} \ \mathbf{Figure} \ 20 \\ \mathrm{See} \ \mathbf{Figure} \ 48 \end{aligned}$	P_7.5.7
Sense pin maximum voltage	$V_{IS(AZ)}$	41	47	53	V	$I_{\rm IS}$ = 5 mA See <b>Figure 20</b>	P_7.5.3
Current Sense Ratio Signal	in the Nomin	al Area	, Stable	Load Cu	rrent C	ondition	
Current sense ratio $I_{L0}$ = 50 mA	$k_{ILIS0}$	-50	3600	+50	%	$V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 4.5 V	P_7.5.8
Current sense ratio  I <sub>L1</sub> = 0.5 A	k <sub>ILIS1</sub>	-34	3000	+34	%	See Figure 21 $T_J$ = -40 °C; 150 °C	P_7.5.9
Current sense ratio $I_{L2} = 2 \text{ A}$	$k_{\rm ILIS2}$	-8	3000	+8	%		P_7.5.10
Current sense ratio $I_{L3} = 4 \text{ A}$	$k_{ILIS3}$	-7	3000	+7	%		P_7.5.1
Current sense ratio  I <sub>L4</sub> = 7 A	$k_{ILIS4}$	-5.5	3000	+5.5	%		P_7.5.12
$k_{\rm ILIS}$ derating with current and temperature	$\Delta k_{ILIS}$	-5	0	+5	%	$^{3)}$ $k_{\rm ILIS3}$ versus $k_{\rm ILIS2}$ See <b>Figure 22</b>	P_7.5.17



## Table 9 Electrical Characteristics: Diagnostics (cont'd)

Parameter	Symbol	Values			Unit		Number
		Min.	Тур.	Max.		Test Condition	
Current sense settling time to $k_{\rm ILIS}$ function stable after positive input slope on both INput and DEN	t <sub>sis(ON)</sub>	0	-	250	μs	$^{3)}$ $V_{\rm DEN} = V_{\rm IN} = 0$ to 4.5 V $V_{\rm S} = 13.5$ V $R_{\rm IS} = 1.2$ k $\Omega$ $C_{\rm SENSE} < 100$ pF $I_{\rm L} = I_{\rm L3} = 4$ A See Figure 23	P_7.5.18
Current sense settling time with load current stable and transition of the DEN	$t_{ m siS(ON\_DEN)}$	0	_	20	μs	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 0 to 4.5 V $R_{\rm IS}$ = 1.2 k $\Omega$ $C_{\rm SENSE}$ < 100 pF $I_{\rm L}$ = $I_{\rm L3}$ = 4 A See <b>Figure 23</b>	P_7.5.19
Current sense settling time to $I_{\rm IS}$ stable after positive input slope on current load	t <sub>sIS(LC)</sub>	0	-	20	μs	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 4.5 V $R_{\rm IS}$ = 1.2 k $\Omega$ $C_{\rm SENSE}$ < 100 pF $I_{\rm L}$ = $I_{\rm L2}$ = 2 A to $I_{\rm L}$ = $I_{\rm L3}$ = 4 A See <b>Figure 23</b>	P_7.5.20
Diagnostic Timing in Open	Load Conditi	on			·	•	•
Current sense settling time to $I_{\rm IS}$ stable for open load detection in OFF state	t <sub>sis(Fault_Ol_</sub>	0	_	150	μs	$^{1)}$ $V_{\rm IN}$ = 0V $V_{\rm DEN}$ = 0 to 4.5 V $R_{\rm IS}$ = 1.2 k $\Omega$ $C_{\rm SENSE}$ < 100 pF $V_{\rm OUT}$ = $V_{\rm S}$ = 13.5 V See <b>Figure 26</b>	P_7.5.22
Diagnostic Timing in Overlo	ad Condition	1		·			
Current sense settling time to $I_{\rm IS}$ stable for overload detection	t <sub>siS(FAULT)</sub>	0	_	250	μs	$^{(1)} {}^{(2)} V_{\rm IN} = V_{\rm DEN} = 0$ to 4.5 V $R_{\rm IS} = 1.2 \ \rm k\Omega$ $C_{\rm SENSE} < 100 \ \rm pF$ $V_{\rm DS} = 5 \ \rm V$ See <b>Figure 19</b>	P_7.5.24
Current sense over temperature blanking time	t <sub>sIS(OT_blank)</sub>	_	350	_	μs	$^{3)}$ $V_{\rm IN}$ = $V_{\rm DEN}$ = 4.5 V $R_{\rm IS}$ = 1.2 k $\Omega$ $C_{\rm SENSE}$ < 100 pF $V_{\rm DS}$ = 5 V to 0 V See <b>Figure 19</b>	P_7.5.32



#### Table 9 Electrical Characteristics: Diagnostics (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Diagnostic disable time DEN transition to $I_{\rm IS}$ < 50% $I_{\rm L}/k_{\rm ILIS}$	$t_{\rm SIS(OFF)}$	0	_	30	μs	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 4.5 V to 0 V $R_{\rm IS}$ = 1.2 k $\Omega$ $C_{\rm SENSE}$ < 100 pF $I_{\rm L}$ = $I_{\rm L3}$ = 4 A See Figure 23	P_7.5.25
Current sense settling time from one channel to another	$t_{\rm sIS(ChC)}$	0	-	20	μs	$V_{\rm IN0} = V_{\rm IN1} = 4.5  {\rm V}$ $V_{\rm DEN} = 4.5  {\rm V}$ $V_{\rm DSEL} = 0  {\rm to}  4.5  {\rm V}$ $R_{\rm IS} = 1.2  {\rm k}\Omega$ $C_{\rm SENSE} < 100  {\rm pF}$ $I_{\rm L(OUT0)} = I_{\rm L3} = 4  {\rm A}$ $I_{\rm L(OUT1)} = I_{\rm L2} = 2  {\rm A}$ See Figure 23	P_7.5.26

<sup>1)</sup> DSEL pin select channel 0 only.

<sup>2)</sup> Test at  $T_J$  = -40°C only

<sup>3)</sup> Not subject to production test, specified by design



**Input Pins** 

# 8 Input Pins

### 8.1 Input Circuitry

The input circuitry is compatible with 3.3 and 5 V microcontrollers. The concept of the input pin is to react to voltage thresholds. An implemented Schmidt trigger avoids any undefined state if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. The input circuitry is compatible with PWM applications. **Figure 28** shows the electrical equivalent input circuitry. In case the pin is not needed, it must be left opened, or must be connected to device ground (and not module ground) via a  $4.7 \text{k}\Omega$  input resistor.




Figure 28 Input Pin Circuitry

#### 8.2 DEN / DSEL Pin

The DEN / DSEL pins enable and disable the diagnostic functionality of the device. The pins have the same structure as the Input pins, please refer to **Figure 28**.

#### 8.3 Input Pin Voltage

The IN, DSEL and DEN use a comparator with hysteresis. The switching ON / OFF takes place in a defined region, set by the thresholds  $V_{\rm IN(L)}$  Max. and  $V_{\rm IN(H)}$  Min. The exact value where the ON and OFF take place are unknown and depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, a hysteresis is implemented. This ensures a certain immunity to noise.



**Input Pins** 

### 8.4 Electrical Characteristics

Table 10 Electrical Characteristics: Input Pins

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40 °C to +150 °C (unless otherwise specified). Typical values are given at  $V_{\rm S}$  = 13.5 V,  $T_{\rm J}$  = 25 °C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
INput Pins Characteristics			<del>'</del>	*	<del></del>		*
Low level input voltage range	$V_{IN(L)}$	-0.3	_	0.8	V	See Figure 49	P_8.4.1
High level input voltage range	$V_{IN(H)}$	2	_	6	V	See Figure 50	P_8.4.2
Input voltage hysteresis	$V_{IN(HYS)}$	_	250	_	mV	1) See Figure 51	P_8.4.3
Low level input current	$I_{IN(L)}$	1	10	25	μΑ	V <sub>IN</sub> = 0.8 V	P_8.4.4
High level input current	$I_{IN(H)}$	2	10	25	μΑ	$V_{\text{IN}}$ = 5.5 V See <b>Figure 52</b>	P_8.4.5
DEN Pin	I				<u> </u>		
Low level input voltage range	$V_{DEN(L)}$	-0.3	_	0.8	V	_	P_8.4.6
High level input voltage range	$V_{DEN(H)}$	2	_	6	V	_	P_8.4.7
Input voltage hysteresis	$V_{DEN(HYS)}$	_	250	_	mV	1)	P_8.4.8
Low level input current	$I_{DEN(L)}$	1	10	25	μΑ	$V_{\sf DEN}$ = 0.8 V	P_8.4.9
High level input current	$I_{DEN(H)}$	2	10	25	μΑ	$V_{\rm DEN}$ = 5.5 V	P_8.4.10
DSEL Pin	<u> </u>						
Low level input voltage range	$V_{\mathrm{DSEL(L)}}$	-0.3	_	0.8	V	_	P_8.4.11
High level input voltage range	$V_{DSEL(H)}$	2	_	6	V	_	P_8.4.12
Input voltage hysteresis	$V_{\rm DSEL(HYS)}$	_	250	_	mV	1)	P_8.4.13
Low level input current	$I_{DSEL(L)}$	1	10	25	μΑ	$V_{\rm DSEL}$ = 0.8 V	P_8.4.14
High level input current	$I_{DSEL(H)}$	2	10	25	μΑ	$V_{\rm DSEL}$ = 5.5 V	P_8.4.15

<sup>1)</sup> Not subject to production test, specified by design



#### 9 Characterization Results

The characterization have been performed on 3 lots, with 3 devices each. Characterization have been performed at 8 V, 13.5 V and 18 V, from -40°C to 160°C. When no dependency to voltage is seen, only one curve (13,5V) is sketched.

#### 9.1 General Product Characteristics

### 9.1.1 Minimum Functional Supply Voltage

P\_4.2.3




Figure 29 Minimum Functional Supply Voltage  $V_{S(OP) MIN} = f(T_J)$ 

### 9.1.2 Undervoltage Shutdown

P\_4.2.4




Figure 30 Undervoltage Threshold  $V_{S(UV)} = f(T_J)$ 



## 9.1.3 Current Consumption One Channel active

P\_4.2.5




Figure 31 Current Consumption for Whole Device with Load. One Channel Active  $I_{GND\_1} = f(T_J; V_S)$ 

### 9.1.4 Current Consumption Two Channels active

P\_4.2.6




Figure 32 Current Consumption for Whole Device with Load. Two Channels Active  $I_{GND_2} = f(T_J; V_S)$ 

### 9.1.5 Standby Current for Whole Device with Load

P\_4.2.7, P\_4.2.10




Figure 33 Standby Current for Whole Device with Load.  $I_{S(OFF)} = f(T_J; V_S)$ 



### 9.2 Power Stage

### 9.2.1 Output Voltage Drop Limitation at Low Load Current

P\_5.5.4




Figure 34 Output Voltage Drop Limitation at Low Load Current  $V_{DS(NL)} = f(T_J; V_S)$ ;  $I_L = I_{L(0)} = 50 \text{mA}$ 

### 9.2.2 Drain to Source Clamp Voltage




Figure 35 Drain to Source Clamp Voltage  $V_{DS(AZ)} = f(T_J)$ 



### 9.2.3 Slew Rate at Turn ON

P\_5.5.11




Figure 36 Slew Rate at Turn ON  $dV/dt_{ON} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 

### 9.2.4 Slew Rate at Turn OFF

P\_5.5.12




Figure 37 Slew Rate at Turn OFF -  $dV/dt_{OFF} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 

#### 9.2.5 Turn ON




Figure 38 Turn ON  $t_{ON} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 



### 9.2.6 Turn OFF

P\_5.5.11




Figure 39 Turn OFF  $t_{OFF} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 

# 9.2.7 Turn ON / OFF matching




Figure 40 Turn ON / OFF matching  $\Delta t_{\rm SW}$  =  $f(T_{\rm J}; V_{\rm S})$ ,  $R_{\rm L}$  = 4  $\Omega$ 



# 9.2.8 Switch ON Energy

P\_5.5.19




Figure 41 Switch ON Energy  $E_{ON} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 

# 9.2.9 Switch OFF Energy




Figure 42 Switch OFF Energy  $E_{OFF} = f(T_J; V_S)$ ,  $R_L = 4 \Omega$ 



### 9.3 Protection Functions

### 9.3.1 Overload Condition in the Low Voltage Area

P\_6.6.4




Figure 43 Overload Condition in the Low Voltage Area  $I_{L5(SC)} = f(T_J; V_S)$ 

# 9.3.2 Overload Condition in the High Voltage Area

P\_6.6.7




Figure 44 Overload Condition in the High Voltage Area  $I_{L28(SC)} = f(T_J; V_S)$ 



# 9.4 Diagnostic Mechanism

#### 9.4.1 Current Sense at no Load




Figure 45 Current Sense at no Load  $I_{L(OL)} = f(T_J; V_S)$ ;  $I_L = 0A$ 

## 9.4.2 Open Load Detection Threshold in ON State

### P\_7.5.2




Figure 46 Open Load Detection ON State Threshold  $I_{L(OL)} = f(T_J; V_S)$ 



# 9.4.3 Sense Signal Maximum Voltage

P\_7.5.3




Figure 47 Sense Signal Maximum Voltage  $V_s - V_{IS(RANGE)} = f(T_J; V_s)$ 

# 9.4.4 Sense Signal maximum Current

P\_7.5.7




Figure 48 Sense Signal Maximum Current in Fault Condition  $I_{\text{IS(FAULT)}} = f(T_{\text{J}}; V_{\text{S}})$ 



# 9.5 Input Pins

# 9.5.1 Input Voltage Threshold ON to OFF

P\_8.4.1




Figure 49 Input Voltage Threshold  $V_{\text{IN(L)}} = f(T_{\text{J}}; V_{\text{S}})$ 

# 9.5.2 Input Voltage Threshold OFF to ON

P\_8.4.2




Figure 50 Input Voltage Threshold  $V_{IN(H)} = f(T_J; V_S)$ 



# 9.5.3 Input Voltage Hysteresis

P\_8.4.3




Figure 51 Input Voltage Hysteresis  $V_{IN(HYS)} = f(T_J; V_S)$ 

# 9.5.4 Input Current High Level

P\_8.4.5




Figure 52 Input Current High Level  $I_{IN(H)} = f(T_J; V_S)$ 



**Application Information** 

# 10 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 53 Application Diagram with BTS5020-2EKA

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Table 11 Bill of Material

Reference	Value	Purpose
$R_{IN}$	4.7 kΩ	Protection of the micro controller during overvoltage, reverse polarity Guarantee BTS5020-2EKA channels OFF during loss of ground
$R_{DEN}$	4.7 kΩ	Protection of the micro controller during overvoltage, reverse polarity Guarantee BTS5020-2EKA channels OFF during loss of ground
$R_{PD}$	47 kΩ	Polarization of the output Improve BTS5020-2EKA immunity to electromagnetic noise
$R_{DSEL}$	4.7 kΩ	Protection of the micro controller during overvoltage, reverse polarity Guarantee BTS5020-2EKA channels OFF during loss of ground
$R_{IS}$	1.2 kΩ	Sense resistor

50



#### **Application Information**

Table 11 Bill of Material (cont'd)

Reference	Value	Purpose				
$R_{SENSE}$	4.7 kΩ	Overvoltage, reverse polarity, loss of ground. Value to be tuned with micro controller specification.				
$R_{OL}$	1.5 kΩ	Ensure polarization of the BTS5020-2EKA output during open load in OFF diagnostic				
$\overline{R_{A/D}}$	4.7 kΩ	Protection of the micro controller during overvoltage, reverse polarity				
D	BAS21	Protection of the BTS5020-2EKA during reverse polarity				
$R_{GND}$	1 kΩ	To keep the device GND at a stable potential during clamping				
Z1	7 V Zener diode	Protection of the micro controller during overvoltage				
<u>Z</u> 2	36 V Zener diode	Protection of the device during overvoltage				
<i>T1</i>	BC 807	Switch the battery voltage for open load in OFF diagnostic				
$\overline{C_{SENSE}}$	100 pF	Sense signal filtering				
$\overline{C_{VS}}$	100 nF	Filtering of the voltage spikes on the battery line				
$\overline{C_{OUT0}}$	4.7 nF	Protection of the BTS5020-2EKA during ESD and BCI				
$C_{OUT1}$	4.7 nF	Protection of the BTS5020-2EKA during ESD and BCI				

#### 10.1 Further Application Information

- Please contact us to get the pin FMEA
- · Existing App. Notes
- For further information you may visit <a href="http://www.infineon.com/profet">http://www.infineon.com/profet</a>



**Package Outlines** 

# 11 Package Outlines




Figure 54 PG-DSO-14-40 EP (Plastic Dual Small Outline Package) (RoHS-Compliant)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

# 12 Revision History

Version	Date	Parameter	Changes
2.0	2010-05-31		Creation of the Data Sheet
2.1	2011-09-01		Updated kilis specification and Figure 22 accordingly
		P_7.5.10	change from 13% to 8%,
		P_7.5.11	change from 9% to 7%,
		P_7.5.12	change from 8% to 5.5%
		P_7.5.17	change from 8% to 5%
			Updated characterisation results; Graphs in chapter 9.3.
		P_4.1.4	specified as max value; adapted the footnote; updated the Legal Disclaimer

Edition 2011-09-01

Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Legal Disclaimer for short-circuit capability

Infineon disclaims any warranties and liabilities, whether expressed nor implied, for any short-circuit failures below the threshold limit.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.