Product List

OB39A08T1W16,
OB39A08T1W20,
OB39A08T1W24,
OB39A08T1W28,
OB39A08T1W32,

Description

The OB39A08T1 is a 1T (one machine cycle per clock) single-chip 8-bit microcontroller. It has 8KB+1KB embedded Flash for program, and executes all ASM51 instructions fully compatible with MCS-51.

OB39A08T1 contains 256B on-chip RAM, various serial interfaces and many peripheral functions as described below. It can be programmed via writers. Its on-chip ICE is convenient for users in verification during development stage.

The high performance of OB39A08T1 can achieve complicated manipulation within short time. About one third of the instructions are pure 1T, and the average speed is 8 times of traditional 8051, the fastest one among all the 1T 51-series.Its excellent EMI and ESD characteristics are advantageous for many different applications.

Ordering Information

OB39A08T1ihhkL YWW
i: process identifier { W = 2.2V ~ 5.5V}
hh: pin count
k: package type postfix {as table below }
L:PB Free identifier
{No text is Non-PB free，”P” is PB free}
Y: year
WW: week

Postfix	Package
O	SOP (150 mil)
S	SOP (300 mil)
V	LQFP

Features

- 8KB+1KB on-chip program memory.
- Working voltage 2.2V~5.5V.
- High speed architecture of 1 clock/machine cycle runs up to 22.1184MHz.
- 1~8T can be switched on the fly.
- 256 bytes RAM as standard 8052.
- Dual 16-bit Data Pointers (DPTR0 & DPTR1).
- One serial peripheral interfaces in full duplex mode (UART).
  - Synchronous mode, fixed baud rate.
  - 8-bit UART mode, variable baud rate.
  - 9-bit UART mode, fixed baud rate.
  - 9-bit UART mode, variable baud rate.
- Additional Baud Rate Generator for Serial port.
- Up to 24 touch sense inputs.(Support Sub-matrix, slider, wheel).
- Three 16-bit Timer/Counters. (Timer 0, 1, 2).
- (UART)/(INT x 2) pin-configurable.
- LCD SCOM x 4.
- Programmable watchdog timer.
- One IIC interface. (Master/Slave mode).
- ISP/IAP/ICP functions.
- EEPROM function.
- On-Chip in-circuit emulator (ICE) functions with On-Chip Debugger (OCD).
- Fast multiplication-division unit (MDU): 16*16, 32/16, 16/16, 32-bit L/R shifting and 32-bit normalization.
- LVI/LVR (LVR deglitch 500ns).
- Enhance user code protection.
- Power management unit for IDLE and power down modes.

Pin Configuration

16 Pin SOP



20 Pin SOP



24 Pin SOP



28 Pin SOP



32 Pin LQFP



Notes：

(1) To avoid accidentally entering ISP-Mode(refer to section 17.4), care must be taken not asserting pulse signal at RXD P3.0 during power-up while P2.4, P2.5 or P2.6 are set to high.

(2) To apply ICP function, OCI_SDA/P3.3 and OCI_SCL/P3.2 are ICP pins during reset period. When reset finish, they are GPIO.

Block Diagram



Pin Description

32L LQFP	28L SOP	24L SOP	20L SOP	16L SOP	Symbol	I/O	Description
1	10	10	10	7	P3.2/RX_1/INT0_1/SCL	I/O	Bit 2 of port 3 & Serial interface receive data & External interrupt 0 & IIC SCL
2					P3.1/TX_0	I/O	Bit 1 of port 3 & Serial interface transmit data
3					P3.0/RX_0/TK22	I/O	Bit 0 of port 3 & Serial interface receive data & Touch key channel 22
4	11	11	11	8	P1.1/TK21	I/O	Bit 1 of port 1 & Touch key channel 21
5	12	12	12		P1.2/TK20	I/O	Bit 2 of port 1 & Touch key channel 20
6	13	13			P1.3/TK19	I/O	Bit 3 of port 1 & Touch key channel 19
7	14	14			P1.4/TK18	I/O	Bit 4 of port 1 & Touch key channel 18
8	15	15			P1.5/TK17	I/O	Bit 5 of port 1 & Touch key channel 17
9	16				P1.6/TK16	I/O	Bit 6 of port 1 & Touch key channel 16
10	17				P1.7/TK15	I/O	Bit 7 of port 1 & Touch key channel 15
11	18	16	13	9	P2.0/CC0/TK14	I/O	Bit 0 of port 2 & Timer 2 compare/capture channel 0 & Touch key channel 14
12	19	17	14	10	P2.1/CC1/TK13	I/O	Bit 1 of port 2 & Timer 2 compare/capture channel 1 & Touch key channel 13
13	20	18	15	11	P2.2/CC2/TK12	I/O	Bit 2 of port 2 & Timer 2 compare/capture channel 2 & Touch key channel 12
14	21	19	16	12	P2.3/CC3/TK11	I/O	Bit 3 of port 2 & Timer 2 compare/capture channel 3 & Touch key channel 11
15	22	20	17	13	P2.4/SCOM0/T0/TK10	I/O	Bit 4 of port 2 & SCOM0 & Timer 0 external input & Touch key channel 10
16	23	21	18	14	P2.5/SCOM1/T1/TK9	I/O	Bit 5 of port 2 & SCOM1 & Timer 1 external input & Touch key channel 9
17	24	22	19	15	P2.6/SCOM2/T2/TK8	I/O	Bit 6 of port 2 & SCOM2 & Timer 2 external input & Touch key channel 8
18	25				P0.7/TK7	I/O	Bit 7 of port 0 & Touch key channel 7
19	26				P0.6/TK6	I/O	Bit 6 of port 0 & Touch key channel 6
20	27	23			P0.5/TK5	I/O	Bit 5 of port 0 & Touch key channel 5
21	28	24	20		P0.4/TK4	I/O	Bit 4 of port 0 & Touch key channel 4
22	1	1	1		P0.3/TK3	I/O	Bit 3 of port 0 & Touch key channel 3
23	2	2	2		P0.2/TK2	I/O	Bit 2 of port 0 & Touch key channel 2
24	3	3	3	16	P0.1/SCOM3/TK1	I/O	Bit 1 of port 0 & SCOM3 & Touch key channel 1
25	4	4	4	1	P0.0/INT0_0/T2EX/TK0	I/O	Bit 0 of port 0 & External interrupt 0 & Timer 2 edge trigger & Touch key channel 0
26	5	5	5	2	VDD	I	Power supply
27	6	6	6	3	P1.0/INT1_0/TK23	I/O	Bit 0 of port 1 & External interrupt 1 & Touch key channel 23
28	7	7	7	4	VSS	I	Ground

29	8	8	8	5	CREF	I	Touch key external capacitor (Recommend:10nF~100nF. Typical: 47nF)
30					P3.5/XTAL32KI/CLKOUT	I/O	Bit 5 of port 3 & Crystal input & clock out
31					P3.4/XTAL32KO	I/O	Bit 4 of port 3 & Crystal output
32	9	9	9	6	P3.3/TX_1/INT1_1/SDA	I/O	Bit 3 of port 3 & Serial interface transmit data & External interrupt 1 & IIC SDA

Special Function Register (SFR)

A map of the Special Function Registers is shown as below:

In-direct access Mode

Hex\Bin	X000	X001	X010	X011	X100	X101	X110	X111	Bin/Hex
F8	IICS	IICCTL	IICA1	IICA2	IICRWD	IICEBT			FF
F0	B	SCOMEN	SCOMDATA					TAKEY	F7
E8		MD0	MD1	MD2	MD3	MD4	MD5	ARCON	EF
E0	ACC	ISPFAH	ISPFAL	ISPFD	ISPFC	ENHIT	LVC	SWRES	E7
D8		PFCON	P3M0	P3M1					DF
D0	PSW	CCEN2	P0M0	P0M1	P1M0	P1M1	P2M0	P2M1	D7
C8	T2CON	CCCON	CRCL	CRCH	TL2	TH2			CF
C0	IRCON	CCEN	CCL1	CCH1	CCL2	CCH2	CCL3	CCH3	C7
B8	IEN1	IP1	SRELH			PERSD			BF
B0	P3						WDTC	WDTK	B7
A8	IEN0	IP0	SRELL						AF
A0	P2	RSTS							A7
98	SCON	SBUF	IEN2	TKC1	TKC2	TKCHN	TKCDL	TKCDH	9F
90	P1	AUX		TKEN0	TKEN1	TKEN2		IRCON2	97
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	IFCON	8F
80	P0	SP	DPL	DPH	DPL1	DPH1		PCON	87
Hex\Bin	X000	X001	X010	X011	X100	X101	X110	X111	Bin/Hex

Note: Special Function Registers reset values and description for OB39A08T1.

Register	Location	Reset value	Description
P0	80h	OP50h	Port 0
SP	81h	07h	Stack Pointer
DPL	82h	00h	Data Pointer 0 low byte
DPH	83h	00h	Data Pointer 0 high byte
DPL1	84h	00h	Data Pointer 1 low byte
DPH1	85h	00h	Data Pointer 1 high byte
PCON	87h	40h	Power Control
TCON	88h	00h	Timer/Counter Control
TMOD	89h	00h	Timer Mode Control
TL0	8Ah	00h	Timer 0, low byte
TL1	8Bh	00h	Timer 1, low byte
TH0	8Ch	00h	Timer 0, high byte
TH1	8Dh	00h	Timer 1, high byte

CKCON	8Eh	10h	Clock Control Register
IFCON	8Fh	00h	Interface control register
P1	90h	OP51h	Port 1
AUX	91h	00h	Auxiliary register
TKEN0	93h	00h	Touch Key Input Enable0 Register
TKEN1	94h	00h	Touch Key Input Enable1 Register
TKEN2	95h	00h	Touch Key Input Enable2 Register
IRCON2	97h	00h	Interrupt Request Control Register 2
SCON	98h	00h	Serial Port, Control Register
SBUF	99h	00h	Serial Port, Data Buffer
IEN2	9Ah	00h	Interrupt Enable Register 2
TKC1	9Bh	00h	Touch Key Control 1 Register
TKC2	9Ch	00h	Touch Key Control 2 Register
TKCHN	9Dh	00h	Touch Key Channel Number Register
TKCDL	9Eh	00h	Touch Key Capture Data Low-byte Register
TKCDH	9Fh	00h	Touch Key Capture Data High-byte Register
P2	A0h	OP52h	Port 2
RSTS	A1h	00h	Reset Status Flag Register
IEN0	A8h	00h	Interrupt Enable Register 0
IP0	A9h	00h	Interrupt Priority Register 0
SRELL	AAh	00h	Serial Port, Reload Register, low byte
P3	B0h	OP53h	Port 3
WDTC	B6h	04h	Watchdog timer control register
WDTK	B7h	00h	Watchdog timer refresh key.
IEN1	B8h	00h	Interrupt Enable Register 1
IP1	B9h	00h	Interrupt Priority Register 1
SRELH	BAh	00h	Serial Port, Reload Register, high byte
PERSD	BDh	00h	Peripherals Device Register
IRCON	C0h	00h	Interrupt Request Control Register
CCEN	C1h	00h	Compare/Capture Enable Register
CCL1	C2h	00h	Compare/Capture Register 1, low byte
CCH1	C3h	00h	Compare/Capture Register 1, high byte
CCL2	C4h	00h	Compare/Capture Register 2, low byte
CCH2	C5h	00h	Compare/Capture Register 2, high byte
CCL3	C6h	00h	Compare/Capture Register 3, low byte
CCH3	C7h	00h	Compare/Capture Register 3, high byte

T2CON	C8h	00h	Timer 2 Control
CCCON	C9h	00h	Compare/Capture Control
CRCL	CAh	00h	Compare/Reload/Capture Register, low byte
CRCH	CBh	00h	Compare/Reload/Capture Register, high byte
TL2	CCh	00h	Timer 2, low byte
TH2	CDh	00h	Timer 2, high byte
PSW	D0h	00h	Program Status Word
CCEN2	D1h	00h	Compare/Capture Enable 2 Register
P0M0	D2h	OP40h	Port 0 output mode 0
P0M1	D3h	OP48h	Port 0 output mode 1
P1M0	D4h	OP41h	Port 1 output mode 0
P1M1	D5h	OP49h	Port 1 output mode 1
P2M0	D6h	OP42h	Port 2 output mode 0
P2M1	D7h	OP4Ah	Port 2 output mode 1
PFCON	D9h	00h	Peripheral Frequency Control Register
P3M0	DAh	OP43h	Port 3 output mode 0
P3M1	DBh	OP4Bh	Port 3 output mode 1
ACC	E0h	00h	Accumulator
ISPFAH	E1h	FFh	ISP Flash Address-High register
ISPFAL	E2h	FFh	ISP Flash Address-Low register
ISPFD	E3h	FFh	ISP Flash Data register
ISPFC	E4h	00h	ISP Flash control Register
ENHIT	E5h	07h	ENHance Interrupt Type Register
LVC	E6h	6xh	Low voltage control register
SWRES	E7h	00h	Software Reset register
MD0	E9h	00h	Multiplication/Division Register 0
MD1	EAh	00h	Multiplication/Division Register 1
MD2	EBh	00h	Multiplication/Division Register 2
MD3	ECh	00h	Multiplication/Division Register 3
MD4	EDh	00h	Multiplication/Division Register 4
MD5	EEh	00h	Multiplication/Division Register 5
ARCON	EFh	00h	Arithmetic Control Register
B	F0h	00h	B Register
SCOMEN	F1h	00h	Soft Com Enable Register
SCOMDATA	F2h	00h	Soft Com Data Register
TAKEY	F7h	00h	Time Access Key register

IICS	F8h	00h	IIC status register
IICCTL	F9h	04h	IIC control register
IICA1	FAh	A0h	IIC channel 1 Address 1 register
IICA2	FBh	60h	IIC channel 1 Address 2 register
IICRWD	FCh	00h	IIC channel 1 Read / Write Data buffer
IICEBT	FDh	00h	IIC Enable Bus Transaction register

Function Description

1. General Features

OB39A08T1 is an 8-bit micro-controller. All of its functions and the detailed meanings of SFR will be given in the following sections.

1.1 Embedded Flash

The program can be loaded into the embedded 8KB+1KB Flash memory via its writer or In-System Programming (ISP). The high-quality Flash suitable for re-programming and data recording as EEPROM.

1.2 IO Pads

The OB39A08T1 has Four I/O ports: Port 0, Port 1, Port 2 and Port 3. These are: quasi-bidirectional (standard 8051 port outputs), push-pull, open drain, and input-only. As description in section 5.

All the pads for P0, P1, P2 and P3 are with slew rate to reduce EMI. The IO pads can withstand 4KV ESD in human body mode guaranteeing the OB39A08T1's quality in high electro-static environments.

1.3 Instruction timing Selection

The conventional 52-series MCUs are 12T, i.e., 12 oscillator clocks per machine cycle. OB39A08T1 is a 1T to 8T MCU, i.e., its machine cycle is one-clock to eight-clock. In the other words, it can execute one instruction within one clock to only eight clocks.

Mnemonic: CKCON **Address: 8Eh**

7	6	5	4	3	2	1	0	Reset
-	ITS[2:0]			-	-	CLKOUT[1:0]		10H

ITS: Instruction timing select.

ITS [2:0]	Instruction timing
000	1T mode
001	2T mode (default)
010	3T mode
011	4T mode
100	5T mode
101	6T mode
110	7T mode
111	8T mode

The default is in 2T mode, and it can be changed to another Instruction timing mode if CKCON [6:4] (at address 8Eh) is change any time. Not every instruction can be executed with one machine cycle. The exact machine cycle number for all the instructions are given in the next section.

1.4 Clock Out Selection

The OB39A08T1 can generate a clock out signal at P3.5. The CKCON [1:0] (at address 8Eh) can change any time.

CLKOUT: Clock output select.

CKCON [1:0]	Mode.
00	GPIO(default)
01	Fosc
10	Fosc/2
11	Fosc/4

1.5 RESET

1.5.1 Hardware RESET function

OB39A08T1 provides Internal reset circuit inside, the Internal reset time can set by writer or ISP.

Internal Reset time
200ms
100ms
50ms
25ms
16ms
8ms(default)
4ms

1.5.2 Software RESET function

OB39A08T1 provides one software reset mechanism to reset whole chip. To perform a software reset, the firmware must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the Software Reset register (SWRES) write attribute. After SWRES register obtain the write authority, the firmware can write FFh to the SWRES register. The hardware will decode a reset signal that “OR” with the other hardware reset. The SWRES register is self-reset at the end of the software reset procedure.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Software Reset function											
RSTS	Reset status register	A1h	-	LVRLP INTF	LVRLP F	-	WDTF	SWRF	LVRF	PORF	00H
TAKEY	Time Access Key register	F7h	TAKEY [7:0]								00H
SWRES	Software Reset register	E7h	SWRES [7:0]								00H

1.5.3 Reset status

Mnemonic: RSTS **Address: A1h**

7	6	5	4	3	2	1	0	Reset
-	LVRLP INTF	LVRLPF	-	WDTF	SWRF	LVRF	PORF	00H

LVRLPINTF: "Internal" Low voltage reset flag.

When MCU is reset by LVR_LP_INT, LVRLPINTF flag will be set to one by hardware. This flag clear by software.

LVRLPF: Low voltage reset (Low Power) flag.

When MCU is reset by LVR (Low Power), LVRLPF flag will be set to one by hardware. This flag clear by software.

WDTF: Watchdog timer reset flag.

When MCU is reset by watchdog, WDTF flag will be set to one by hardware. This flag clear by software.

SWRF: Software reset flag.

When MCU is reset by software, SWRF flag will be set to one by hardware. This flag clear by software.

LVRF: Low voltage reset flag.

When MCU is reset by LVR, LVRF flag will be set to one by hardware. This flag clear by software.

PORF: Power on reset flag.

When MCU is reset by POR, PORF flag will be set to one by hardware. This flag clear by software.

1.5.4 Time Access Key register (TAKEY)

Mnemonic: TAKEY **Address:F7H**

7	6	5	4	3	2	1	0	Reset
TAKEY [7:0]								00H

Software reset register (SWRES) is read-only by default, software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the SWRES register write attribute.

That is:

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah
```

1.5.5 Software Reset register (SWRES)

Mnemonic: SWRES **Address:E7H**

7	6	5	4	3	2	1	0	Reset
SWRES [7:0]								00H

SWRES [7:0]: Software reset register bit. These 8-bit is self-reset at the end of the reset procedure.

SWRES [7:0] = FFh, software reset.

SWRES [7:0] = 00h ~ FEh, MCU no action.

1.5.6 Example of software reset

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah     ; enable SWRES write attribute
MOV SWRES, #0FFh ; software reset MCU
```

1.6 Clocks

The default clock is the 22.1184MHz Internal OSC. This clock is used during the initialization stage. The major work of the initialization stage is to determine the clock source used in normal operation.

The internal clock sources are from the internal OSC with difference frequency division As shown in Table 1-1, the clock source can set by writer.

Table 1-1: Selection of clock source

Clock source
22.1184MHz from internal OSC
11.0592MHz from internal OSC
5.5296MHz from internal OSC
2.7648MHz from internal OSC
1.3824MHz from internal OSC

There may be having a little variance in the frequency from the internal OSC. The max variance as giving in Table 1-2.

Table 1-2: Temperature with variance

Temperature	Max Variance
25℃	±2%

2. Instruction Set

All OB39A08T1 instructions are binary code compatible and perform the same functions as they do with the industry standard 8051. The following tables give a summary of the instruction set cycles of the OB39A08T1 Microcontroller core.

Table 2-1: Arithmetic operations

Mnemonic	Description	Code	Bytes	Cycles
ADD A,Rn	Add register to accumulator	28-2F	1	1
ADD A,direct	Add direct byte to accumulator	25	2	2
ADD A,@Ri	Add indirect RAM to accumulator	26-27	1	2
ADD A,#data	Add immediate data to accumulator	24	2	2
ADDC A,Rn	Add register to accumulator with carry flag	38-3F	1	1
ADDC A,direct	Add direct byte to A with carry flag	35	2	2
ADDC A,@Ri	Add indirect RAM to A with carry flag	36-37	1	2
ADDC A,#data	Add immediate data to A with carry flag	34	2	2
SUBB A,Rn	Subtract register from A with borrow	98-9F	1	1
SUBB A,direct	Subtract direct byte from A with borrow	95	2	2
SUBB A,@Ri	Subtract indirect RAM from A with borrow	96-97	1	2
SUBB A,#data	Subtract immediate data from A with borrow	94	2	2
INC A	Increment accumulator	04	1	1
INC Rn	Increment register	08-0F	1	2
INC direct	Increment direct byte	05	2	3
INC @Ri	Increment indirect RAM	06-07	1	3
INC DPTR	Increment data pointer	A3	1	1
DEC A	Decrement accumulator	14	1	1
DEC Rn	Decrement register	18-1F	1	2
DEC direct	Decrement direct byte	15	2	3
DEC @Ri	Decrement indirect RAM	16-17	1	3
MUL AB	Multiply A and B	A4	1	5
DIV	Divide A by B	84	1	5
DA A	Decimal adjust accumulator	D4	1	1

Table 2-2: Logic operations

Mnemonic	Description	Code	Bytes	Cycles
ANL A,Rn	AND register to accumulator	58-5F	1	1
ANL A,direct	AND direct byte to accumulator	55	2	2
ANL A,@Ri	AND indirect RAM to accumulator	56-57	1	2
ANL A,#data	AND immediate data to accumulator	54	2	2
ANL direct,A	AND accumulator to direct byte	52	2	3
ANL direct,#data	AND immediate data to direct byte	53	3	4
ORL A,Rn	OR register to accumulator	48-4F	1	1
ORL A,direct	OR direct byte to accumulator	45	2	2
ORL A,@Ri	OR indirect RAM to accumulator	46-47	1	2
ORL A,#data	OR immediate data to accumulator	44	2	2
ORL direct,A	OR accumulator to direct byte	42	2	3
ORL direct,#data	OR immediate data to direct byte	43	3	4
XRL A,Rn	Exclusive OR register to accumulator	68-6F	1	1
XRL A,direct	Exclusive OR direct byte to accumulator	65	2	2
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	66-67	1	2
XRL A,#data	Exclusive OR immediate data to accumulator	64	2	2
XRL direct,A	Exclusive OR accumulator to direct byte	62	2	3
XRL direct,#data	Exclusive OR immediate data to direct byte	63	3	4
CLR A	Clear accumulator	E4	1	1
CPL A	Complement accumulator	F4	1	1
RL A	Rotate accumulator left	23	1	1
RLC A	Rotate accumulator left through carry	33	1	1
RR A	Rotate accumulator right	03	1	1
RRC A	Rotate accumulator right through carry	13	1	1
SWAP A	Swap nibbles within the accumulator	C4	1	1

Table 2-3: Data transfer

Mnemonic	Description	Code	Bytes	Cycles
MOV A,Rn	Move register to accumulator	E8-EF	1	1
MOV A,direct	Move direct byte to accumulator	E5	2	2
MOV A,@Ri	Move indirect RAM to accumulator	E6-E7	1	2
MOV A,#data	Move immediate data to accumulator	74	2	2
MOV Rn,A	Move accumulator to register	F8-FF	1	2
MOV Rn,direct	Move direct byte to register	A8-AF	2	4
MOV Rn,#data	Move immediate data to register	78-7F	2	2
MOV direct,A	Move accumulator to direct byte	F5	2	3
MOV direct,Rn	Move register to direct byte	88-8F	2	3
MOV direct1,direct2	Move direct byte to direct byte	85	3	4
MOV direct,@Ri	Move indirect RAM to direct byte	86-87	2	4
MOV direct,#data	Move immediate data to direct byte	75	3	3
MOV @Ri,A	Move accumulator to indirect RAM	F6-F7	1	3
MOV @Ri,direct	Move direct byte to indirect RAM	A6-A7	2	5
MOV @Ri,#data	Move immediate data to indirect RAM	76-77	2	3
MOV DPTR,#data16	Load data pointer with a 16-bit constant	90	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to accumulator	93	1	3
MOVC A,@A+PC	Move code byte relative to PC to accumulator	83	1	3
PUSH direct	Push direct byte onto stack	C0	2	4
POP direct	Pop direct byte from stack	D0	2	3
XCH A,Rn	Exchange register with accumulator	C8-CF	1	2
XCH A,direct	Exchange direct byte with accumulator	C5	2	3
XCH A,@Ri	Exchange indirect RAM with accumulator	C6-C7	1	3
XCHD A,@Ri	Exchange low-order nibble indir. RAM with A	D6-D7	1	3

Table 2-4: Program branches

Mnemonic	Description	Code	Bytes	Cycles
ACALL addr11	Absolute subroutine call	xxx11	2	6
LCALL addr16	Long subroutine call	12	3	6
RET	from subroutine	22	1	4
RETI	from interrupt	32	1	4
AJMP addr11	Absolute jump	xxx01	2	3
LJMP addr16	Long iump	02	3	4
SJMP rel	Short jump (relative addr.)	80	2	3
JMP @A+DPTR	Jump indirect relative to the DPTR	73	1	2
JZ rel	Jump if accumulator is zero	60	2	3
JNZ rel	Jump if accumulator is not zero	70	2	3
JC rel	Jump if carry flag is set	40	2	3
JNC	Jump if carry flag is not set	50	2	3
JB bit,rel	Jump if direct bit is set	20	3	4
JNB bit,rel	Jump if direct bit is not set	30	3	4
JBC bit,direct rel	Jump if direct bit is set and clear bit	10	3	4
CJNE A,direct rel	Compare direct byte to A and jump if not equal	B5	3	4
CJNE A,#data rel	Compare immediate to A and jump if not equal	B4	3	4
CJNE Rn,#data rel	Compare immed. to reg. and jump if not equal	B8-BF	3	4
CJNE @Ri,#data rel	Compare immed. to ind. and jump if not equal	B6-B7	3	4
DJNZ Rn,rel	Decrement register and jump if not zero	D8-DF	2	3
DJNZ direct,rel	Decrement direct byte and jump if not zero	D5	3	4
NOP	No operation	00	1	1

Table 2-5: Boolean manipulation

Mnemonic	Description	Code	Bytes	Cycles
CLR C	Clear carry flag	C3	1	1
CLR bit	Clear direct bit	C2	2	3
SETB C	Set carry flag	D3	1	1
SETB bit	Set direct bit	D2	2	3
CPL C	Complement carry flag	B3	1	1
CPL bit	Complement direct bit	B2	2	3
ANL C,bit	AND direct bit to carry flag	82	2	2
ANL C,/bit	AND complement of direct bit to carry	B0	2	2
ORL C,bit	OR direct bit to carry flag	72	2	2
ORL C,/bit	OR complement of direct bit to carry	A0	2	2
MOV C,bit	Move direct bit to carry flag	A2	2	2
MOV bit,C	Move carry flag to direct bit	92	2	3

3. Memory Structure

The OB39A08T1 memory structure follows general 8052 structure. It is 8KB+1KB program memory..

3.1 Program Memory

The OB39A08T1 has 8KB on-chip flash memory which can be used as general program memory or EEPROM, on which include up to 1K byte specific ISP service program memory space. The address range for the 8K byte is $0000 to $1FFF. The address range for the ISP service program is $3C00 to $3FFF. The ISP service program size can be partitioned as N blocks of 128 byte (N=0 to 8). When N=0 means no ISP service program space available, total 8K byte memory used as program memory. When N=1 means address $3F80 to $3FFF reserved for ISP service program. When N=2 means memory address $3F00 to $3FFF reserved for ISP service program…etc. Value N can be set and programmed into OB39A08T1 information block by writer. As shown in Fig. 3-1



Fig. 3-1: OB39A08T1 programmable Flash

3.2 Data Memory

The OB39A08T1 has 256B on-chip RAM, 256B of it are the same as general 8052 internal memory structure. As shown in Fig. 3-2



Fig. 3-2: RAM architecture

3.3 Data memory - lower 128 byte (00h to 7Fh)

Data memory 00h to FFh is the same as 8052.
The address 00h to 7Fh can be accessed by direct and indirect addressing modes.
Address 00h to 1Fh is register area.
Address 20h to 2Fh is memory bit area.
Address 30h to 7Fh is for general memory area.

3.4 Data memory - higher 128 byte (80h to FFh)

The address 80h to FFh can be accessed by indirect addressing mode.
Address 80h to FFh is data area.

4. CPU Engine

The OB39A08T1 engine is composed of four components:

(1) Control unit
(2) Arithmetic – logic unit
(3) Memory control unit
(4) RAM and SFR control unit

The OB39A08T1 engine allows to fetch instruction from program memory and to execute using RAM or SFR. The following chapter describes the main engine register.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
8051 Core											
ACC	Accumulator	E0h	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00H
B	B register	F0h	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00H
PSW	Program status word	D0h	CY	AC	F0	RS[1:0]		OV	PSW.1	P	00H
SP	Stack Pointer	81h	SP[7:0]								07H
DPL	Data pointer low 0	82h	DPL[7:0]								00H
DPH	Data pointer high 0	83h	DPH[7:0]								00H
DPL1	Data pointer low 1	84h	DPL1[7:0]								00H
DPH1	Data pointer high 1	85h	DPH1[7:0]								00H
AUX	Auxiliary register	91h	BRGS	INT1SWAP	INT0SWAP	URSWAP	-	-	-	DPS	00H
CKCON	Clock control register	8Eh	-	ITS[2:0]			-	-	CLKOUT[1:0]		10H
IFCON	Interface control register	8Fh	-	CDPR	-	-	-	-	-	ISPE	00H

4.1 Accumulator

ACC is the Accumulator register. Most instructions use the accumulator to store the operand.

Mnemonic: ACC **Address: E0h**

7	6	5	4	3	2	1	0	Reset
ACC.7	ACC.6	ACC05	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00h

ACC[7:0]: The A (or ACC) register is the standard 8052 accumulator。

4.2 B Register

The B register is used during multiply and divide instructions. It can also be used as a scratch pad register to store temporary data.

Mnemonic: B **Address: F0h**

7	6	5	4	3	2	1	0	Reset
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00h

B[7:0]: The B register is the standard 8052 register that serves as a second accumulator.

4.3 Program Status Word

Mnemonic: PSW **Address: D0h**

7	6	5	4	3	2	1	0	Reset
CY	AC	F0	RS [1:0]		OV	F1	P	00h

CY: Carry flag.

AC: Auxiliary Carry flag for BCD operations.

F0: General purpose Flag 0 available for user.

RS[1:0]	Bank Selected	Location
00	Bank 0	00h – 07h
01	Bank 1	08h – 0Fh
10	Bank 2	10h – 17h
11	Bank 3	18h – 1Fh

OV: Overflow flag.

F1: General purpose Flag 1 available for user.

P: Parity flag, affected by hardware to indicate odd/even number of “one” bits in the Accumulator, i.e. even parity

4.4 Stack Pointer

The stack pointer is a 1-byte register initialized to 07h after reset. This register is incremented before PUSH and CALL instructions, causing the stack to start from location 08h.

Mnemonic: SP **Address: 81h**

7	6	5	4	3	2	1	0	Reset
SP [7:0]								07h

SP[7:0]: The Stack Pointer stores the scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

4.5 Data Pointer

The data pointer (DPTR) is 2-bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-byte register (e.g. MOV DPTR, #data16) or as two separate registers (e.g. MOV DPL,#data8). It is generally used to access the external code or data space (e.g. MOVC A, @A+DPTR, @DPTR respectively).

Mnemonic: DPL **Address: 82h**

7	6	5	4	3	2	1	0	Reset
DPL [7:0]								00h

DPL[7:0]: Data pointer Low 0

Mnemonic: DPH **Address: 83h**

7	6	5	4	3	2	1	0	Reset
DPH [7:0]								00h

DPH [7:0]: Data pointer High 0

4.6 Data Pointer 1

The Dual Data Pointer accelerates the moves of data block. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the OB39R08A3 core the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located in LSB of AUX register (DPS).

The user switches between pointers by toggling the LSB of AUX register. All DPTR-related instructions use the currently selected DPTR for any activity.

Mnemonic: DPL1 **Address: 84h**

7	6	5	4	3	2	1	0	Reset
DPL1 [7:0]								00h

DPL1[7:0]: Data pointer Low 1

Mnemonic: DPH1 **Address: 85h**

7	6	5	4	3	2	1	0	Reset
DPH1 [7:0]								00h

DPH1[7:0]: Data pointer High 1

Mnemonic: AUX **Address: 91h**

7	6	5	4	3	2	1	0	Reset
BRGS	INT1 SWAP	INT0 SWAP	UR SWAP	-	-	-	DPS	00H

BRGS: Baud rate generator.

BRGS = 0 - baud rate generator from Timer 1.

BRGS = 1 - baud rate generator by SREL.

INT1SWAP: INT1SWAP = 0 – External pin INT1 on P1.0.

INT1SWAP = 1 – External pin INT1 on P3.3.

INT0SWAP: INT0SWAP = 0 – External pin INT0 on P0.0.

INT0SWAP = 1 – External pin INT0 on P3.2.

URSWAP: URSWAP = 0 – Serial interface function on P3.0 & P3.1.

URSWAP = 1 – Serial interface function on P3.3 & P3.2.

DPS: Data Pointer selected register.

DPS = 1 – Selected DPTR1.

4.7 Clock control register

Mnemonic: CKCON **Address: 8Eh**

7	6	5	4	3	2	1	0	Reset
-	ITS[2:0]			-	-	CLKOUT[1:0]		10H

ITS[2:0]: Instruction timing select.

ITS [2:0]	Mode
000	1T mode
001	2T mode (default)
010	3T mode
011	4T mode
100	5T mode
101	6T mode
110	7T mode
111	8T mode

CLKOUT: Clock output select.

CKCON [1:0]	Mode.
00	GPIO(default)
01	Fosc
10	Fosc/2
11	Fosc/4

It can be used when the system clock is the internal RC oscillator.

4.8 Interface control register

Mnemonic: IFCON **Address: 8Fh**

7	6	5	4	3	2	1	0	Reset
-	CDPR	-	-	-	-	-	ISPE	00H

CDPR: Code protect (Read Only)

ISPE: ISP function enable bit

ISPE = 1, enable ISP function

ISPE = 0, disable ISP function

5. GPIO

The OB39A08T1 has four I/O ports: Port 0, Port 1, Port 2, Port 3. Ports 0, 1, 2 are 8-bit ports ,Ports 2 are 7-bit ports , and Ports 3 are 6-bit ports. These are: quasi-bidirectional (standard 8051 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin. All I/O port pins on the OB39A08T1 may be configured by software to one fo four types on a pin-by-pin basis, shown as below:

Mnemonic	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET
I/O port function register											
P0M0	Port 0 output mode 0	D2h	P0M0 [7:0]								~OP40
P0M1	Port 0 output mode 1	D3h	P0M1[7:0]								~OP48
P1M0	Port 1 output mode 0	D4h	P1M0[7:0]								~OP41
P1M1	Port 1 output mode 1	D5h	P1M1[7:0]								~OP49
P2M0	Port 2 output mode 0	D6h	-	P2M0[6:0]							~OP42
P2M1	Port 2 output mode 1	D7h	-	P2M1[6:0]							~OP4A
P3M0	Port 3 output mode 0	DAh	-	-	P3M0[5:0]						~OP43
P3M1	Port 3 output mode 1	DBh	-	-	P3M1[5:0]						~OP4B

*OP40~OP43, OP48~OP4B by writer programming set.

PxM1.y	PxM0.y	Port output mode
0	0	Quasi-bidirectional (standard 8051 port outputs) (pull-up)
0	1	Push-pull
1	0	Input only (high-impedance)
1	1	Open drain

For general-purpose applications, every pin can be assigned to either high or low independently. As shown below:

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Ports											
Port 3	Port 3	B0h	-	-	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	OP53
Port 2	Port 2	A0h	-	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	OP52
Port 1	Port 1	90h	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	OP51
Port 0	Port 0	80h	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	OP50

OP50~OP53 by writer programming set.

Mnemonic: P0 **Address: 80h**

7	6	5	4	3	2	1	0	Reset
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	OP50

P0.7~ 0: Port0 [7] ~ Port0[0]

Mnemonic: P1 **Address: 90h**

7	6	5	4	3	2	1	0	Reset
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	OP51

P1.7~ 0: Port1 [7] ~ Port1 [0]

Mnemonic: P2 **Address: A0h**

7	6	5	4	3	2	1	0	Reset
-	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	OP52

P2.6~ 0: Port2 [6] ~ Port2 [0]

Mnemonic: P3 **Address: B0h**

7	6	5	4	3	2	1	0	Reset
-	-	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	OP53

P3.5~ 0: Port3 [5] ~ Port3 [0]

6. Multiplication Division Unit(MDU)

This on-chip arithmetic unit provides 32-bit division, 16-bit multiplication, shift and normalize features. All operations are unsigned integer operation.

Mnemonic	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET
Multiplication Division Unit											
PCON	Power control	87H	SMOD	MDUF	-	-	-	-	STOP	IDLE	40H
ARCON	Arithmetic Control register	EFh	MDEF	MDOV	SLR	SC[4:0]					00H
MD0	Multiplication/Division Register 0	E9h	MD0[7:0]								00H
MD1	Multiplication/Division Register 1	EAh	MD1[7:0]								00H
MD2	Multiplication/Division Register 2	EBh	MD2[7:0]								00H
MD3	Multiplication/Division Register 3	ECh	MD3[7:0]								00H
MD4	Multiplication/Division Register 4	EDh	MD4[7:0]								00H
MD5	Multiplication/Division Register 5	EEh	MD5[7:0]								00H

6.1 Operating registers of the MDU

The MDU is handled by eight registers, which are memory mapped as special function registers. The arithmetic unit allows operations concurrently to and independent of the CPU's activity. Operands and results registers are MD0 to MD5. Control register is ARCON. Any calculation of the MDU overwrites its operands.

Mnemonic: ARCON **Address: EFh**

7	6	5	4	3	2	1	0	Reset
MDEF	MDOV	SLR	SC[4:0]					00H

MDEF- Multiplocation Division Errot Flag.

The MDEF is an error flag. The error flag is read only. The error flag indicates an improperly performed operation (when one of the arithmetic operations has been restarted or interrupted by a new operation). The error flag mechanism is automatically enabled with the first write to MD0 and disabled with the final read instruction from MD3 multiplication or shift/normalizing) or MD5 (division) in phase three.

The error flag is set when:

1. Phase two in process and write access to MDx registers (restart or interrupt calculations)

The error flag is reset only if:

The second phase two finished (arithmetic operation successful completed) and read access to MDx registers.

MDOV - Multiplication Division Overflow flag. The overflow flag is read only.

The overflow flag is set when:

1. Division by Zero

2. Multiplication with a result greater then 0000FFFFh

3. Start of normalizing if the most significant bit of MD3 is set(MD3.7 = 1)

The overflow flag is reset when:

Write access to MD0 register (Start Phase one)

SLR - Shift direction bit.

SLR = 0 – shift left operation.

SLR = 1 – shift right operation.

SC[4:0] - Shift counter.

When preset with 00000b, normalizing is selected. After normalize sc.0 – sc.4 contains the number of normalizing shifts performed. When sc.4 – sc.0 ≠ 0, shift- operation is started. The number of shifts performed is determined by the count written to sc.4 to sc.0. sc.4 – MSB ... sc.0 – LSB

6.2 Operation of the MDU

Operations of the MDU consist of three phases:

6.2.1 First phase: Loading the MDx registers.

The type of calculation the MDU has to perform is selected following the order in which the mdx registers are written to.

Table 6-1 MDU registers write sequence

Operation	32bit/16bit	16bit/16bit	16bit x 16bit	shift/normalizing
First write	MD0 Dividend Low	MD0 Dividend Low	MD0 Multiplicand Low	MD0 LSB
	MD1 Dividend	MD1 Dividend High	MD4 Multiplicator Low	MD1
	MD2 Dividend		MD1 Multiplicand High	MD2
	MD3 Dividend High			MD3 MSB
	MD4 Divisor Low	MD4 Divisor Low		
Last write	MD5 Divisor High	MD5 Divisor High	MD5 Multiplicator High	ARCON start conversion

A write to MD0 is the first transfer to be done in any case. Next writes must be done as shown in Table 6-1 to determine MDU operation. Last write finally starts selected operation.

6.2.2 Second phase: Executing calculation.

During executing operation, the MDU works on its own parallel to the CPU. When MDU is finished, the MDUF register will be set to one by hardware and the flag will clear at next calculation.

Mnemonic: PCON **Address: 87h**

7	6	5	4	3	2	1	0	Reset
SMOD	MDUF					STOP	IDLE	40H

MDUF: MDU finish flag.

When MDU is finished, the MDUF will be set by hardware and the bit will clear by hardware at next calculation.

Table 6-2 MDU execution times

Operation	Number of Tclk
Division 32bit/16bit	17 clock cycles
Division 16bit/16bit	9 clock cycles
Multiplication	11 clock cycles

Shift	min 3 clock cycles , max 18 clock cycles
Normalize	min 4 clock cycles , max 19 clock cycles

6.2.3 Third phase: Reading the result from the MDx registers.

Read out sequence of the first MDx registers is not critical but the last read (from MD5 - division and MD3 - multiplication, shift and normalizing) determines the end of a whole calculation (end of phase three).

Table 6-3 MDU registers read sequence

Operation	32Bit/16Bit	16Bit/16Bit	16Bit x 16Bit	shift/normalizing
First read	MD0 Quotient Low	MD0 Quotien Low	MD0 Product Low	MD0 LSB
	MD1 Quotient	MD1 Quotien High	MD1 Product	MD1
	MD2 Quotient		MD2 Product	MD2
	MD3 Quotient High			
	MD4 Remainder L	MD4 Remainder Low		
Last read	MD5 Remainder H	MD5 Remainder High	MD3 Product High	MD3 MSB

6.3 Normalizing

All reading zeroes of integers variables in registers MD0 to MD3 are removed by shift left operations. The whole operation is completed when the MSB (most significant bit) of MD3 register contains a ’1’. After normalizing, bits ARCON.4 (MSB) to ARCON.0 (LSB) contain the number of shift left operations, which were done.

6.4 Shifting

SLR bit (ARCON.5) has to contain the shift direction, and ARCON.4 to ARCON.0 the shift count (which must not be 0). During shift, zeroes come into the left or right end of the registers MD0 or MD3, respectively.

7. Timer 0 and Timer 1

The OB39A08T1 has three 16-bit timer/counter registers: Timer 0, Timer 1 and Timer 2. All can be configured for counter or timer operations.

In timer mode, the Timer 0 register or Timer 1 register is incremented every 1/12/96 machine cycles, which means that it counts up after every 1/12/96 periods of the clk signal. It's dependent on SFR(PFCON).

In counter mode, the register is incremented when the falling edge is observed at the corresponding input pin T0 or T1. Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function registers (TMOD and TCON) are used to select the appropriate mode.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Timer 0 and 1											
TL0	Timer 0 , low byte	8Ah	TL0[7:0]								00H
TH0	Timer 0 , high byte	8Ch	TH0[7:0]								00H
TL1	Timer 1 , low byte	8Bh	TL1[7:0]								00H
TH1	Timer 1 , high byte	8Dh	TH1[7:0]								00H
TMOD	Timer Mode Control	89h	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H
TCON	Timer/Counter Control	88h	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
ENHIT	ENHance Interrupt Type Register	E5h	ENHIT1[1:0]		ENHIT0[1:0]		-	-	-	-	00H
PFCON	Peripheral Frequency control register	D9h	T1CS	T0CS	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]		00H

7.1 Timer/Counter mode control register (TMOD)

Mnemonic: TMOD **Address: 89h**

7	6	5	4	3	2	1	0	Reset
GATE	C/T	M1	M0	GATE	C/T	M1	M0	00h
Timer 1				Timer 0				

GATE: If set, enables external gate control (pin INT0 or INT1 for Counter 0 or 1, respectively). When INT0 or INT1 is high, and TRx bit is set (see TCON register), a counter is incremented every falling edge on T0 or T1 input pin.

C/T: Selects Timer or Counter operation. When set to 1, a counter operation is performed, when cleared to 0, the corresponding register will function as a timer.

M1	M0	Mode	Function
0	0	Mode0	13-bit counter/timer, with 5 lower bits in TL0 or TL1 register and 8 bits in TH0 or TH1 register (for Timer 0 and Timer 1, respectively). The 3 high order bits of TL0 and TL1 are hold at zero.
0	1	Mode1	16-bit counter/timer.
1	0	Mode2	8-bit auto-reload counter/timer. The reload value is kept in TH0 or TH1, while TL0 or TL1 is incremented every machine cycle. When TLx overflows, a value from THx is copied to TLx.
1	1	Mode3	If Timer 1 M1 and M0 bits are set to 1, Timer 1 stops. If Timer 0 M1 and M0 bits are set to 1, Timer 0 acts as two independent 8 bit timers / counters.

7.2 Timer/counter control register (TCON)

Mnemonic: TCON **Address: 88h**

7	6	5	4	3	2	1	0	Reset
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00h

TF1: Timer 1 overflow flag set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR1: Timer 1 Run control bit. If cleared, Timer 1 stops.

TF0: Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when interrupt is processed.

TR0: Timer 0 Run control bit. If cleared, Timer 0 stops.

IE1: Interrupt 1 edge flag. Set by hardware, when falling edge on external pin INT1 is observed. Cleared when interrupt is processed.

IT1: IT1=0: INT1 select level trigger.(high or low dependent on ENHIT1)
IT1=1: INT1 select edge trigger.(falling or rising or both edge dependent on ENHIT1).

IE0: Interrupt 0 edge flag. Set by hardware, when falling edge on external pin INT0 is observed. Cleared when interrupt is processed.

IT0: IT0=0: INT0 select level trigger.(high or low dependent on ENHIT0)
IT0=1: INT0 select edge trigger.(falling or rising or both edge dependent on ENHIT0)

7.3 ENHance Interrupt Type Register (ENHIT)

Mnemonic: ENHIT **Address: E5h**

7	6	5	4	3	2	1	0	Reset
ENHIT1[1:0]		ENHIT1[1:0]		-	-	-	-	00h

	ENHIT1[1:0]=00	ENHIT1[1:0]=01	ENHIT1[1:0]=10	ENHIT1[1:0]=11
IT1=0	INT1 Low level trigger	INT1 High level trigger	--	--
IT1=1	INT1 Falling edge	INT1 Rising trigger	INT1 Both falling and rising	--

	ENHIT0[1:0]=00	ENHIT0[1:0]=01	ENHIT0[1:0]=10	ENHIT0[1:0]=11
IT0=0	INT0 Low level trigger	INT0 High level trigger	--	--
IT0=1	INT0 Falling edge	INT0 Rising trigger	INT0 Both falling and rising	--

7.4 Peripheral Frequency control register

Mnemonic: PFCON **Address: D9h**

7	6	5	4	3	2	1	0	Reset
T1CS	T0CS	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]		00H

T1CS: Timer1 Counter input select:

0: External T1 pin

1: XTAL 32K/8

TR1: Timer0 Counter input select:

0: External T0 pin

1: XTAL 32K/8.

T1PS[1:0]: Timer1 Prescaler select

T0PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved

T0PS[1:0]: Timer0 Prescaler select

T0PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved

7.5 Mode 0 (13-bit Counter/Timer)



Fig. 7-1: Mode 0 -13 bit Timer / Counter operation

7.6 Mode 1 (16-bit Counter/Timer)



Fig. 7-2: Mode 1 16 bit Counter/Timer operation

7.7 Mode 2 (8-bit auto-reload Counter/Timer)



Fig. 7-3: Mode 2 8-bit auto-reload Counter/Timer operation.

7.8 Mode 3 (Timer 0 acts as two independent 8 bit Timers / Counters)



Fig. 7-4: Mode 3 Timer 0 acts as two independent 8 bit Timers / Counters operatin

8. Timer 2 and Capture Compare Unit

Timer 2 is not only a 16-bit timer, also a 4-channel unit with compare, capture and reload functions. It is very similar to the programmable counter array (PCA) in some other MCUs except pulse width modulation (PWM).

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Timer 2 and Capture Compare Unit											
T2CON	Timer 2 control	C8h	T2PS[2:0]			T2R[1:0]		T2CS	T2I[1:0]		00H
CCCON	Compare/Capture Control	C9h	CCI3	CCI2	CCI1	CCI0	CCF3	CCF2	CCF1	CCF0	00H
CCEN	Compare/Capture Enable register	C1h	-	COCAM1[2:0]			-	COCAM0[2:0]			00H
CCEN2	Compare/Capture Enable 2 register	D1h	-	COCAM3[2:0]			-	COCAM2[2:0]			00H
TL2	Timer 2, low byte	CCh	TL2[7:0]								00H
TH2	Timer 2, high byte	CDh	TH2[7:0]								00H
CRCL	Compare/Reload/ Capture register, low byte	CAh	CRCL[7:0]								00H
CRCH	Compare/Reload/ Capture register, high byte	CBh	CRCH[7:0]								00H
CCL1	Compare/Capture register 1, low byte	C2h	CCL1[7:0]								00H
CCH1	Compare/Capture register 1, high byte	C3h	CCH1[7:0]								00H
CCL2	Compare/Capture register 2, low byte	C4h	CCL2[7:0]								00H
CCH2	Compare/Capture register 2, high byte	C5h	CCH2[7:0]								00H
CCL3	Compare/Capture register 3, low byte	C6h	CCL3[7:0]								00H
CCH3	Compare/Capture register 3, high byte	C7h	CCH3[7:0]								00H

Mnemonic: T2CON **Address: C8h**

7	6	5	4	3	2	1	0	Reset
T2PS[2:0]			T2R[1:0]		T2CS	T2I[1:0]		00H

T2PS[2:0]: Prescaler select bit:

T2PS = 000 – timer 2 is clocked with the oscillator frequency.

T2PS = 001 – timer 2 is clocked with 1/2 of the oscillator frequency.

T2PS = 010 – timer 2 is clocked with 1/4 of the oscillator frequency.

T2PS = 011 – timer 2 is clocked with 1/6 of the oscillator frequency.

T2PS = 100 – timer 2 is clocked with 1/8 of the oscillator frequency.

T2PS = 101 – timer 2 is clocked with 1/12 of the oscillator frequency.

T2PS = 110 – timer 2 is clocked with 1/24 of the oscillator frequency.

T2R[1:0]: Timer 2 reload mode selection

T2R[1:0] = 00 – Reload disabled.

T2R[1:0] = 01 – Mode 2:T2EX Rising Edge Reload.

T2R[1:0] = 10 – Mode 0: Auto Reload.

T2R[1:0] = 11 – Mode 1: T2EX Falling Edge Reload.

T2CS: Timer 2 Counter input select

T2CS = 0 – External T2 pin.

T2CS = 1 – XTAL 32K/8 Hz.

T2I[1:0]: Timer 2 input selection

T2I[1:0] = 00 – Timer 2 stop.

T2I[1:0] = 01 – Input frequency from prescaler (T2PS[2:0]).

T2I[1:0] = 10:

T2CS = 0 – Timer 2 is incremented by external signal at pin T2.

T2CS = 1 – Timer 2 is incremented by XTAL 32K/8 Hz.

T2I[1:0] = 11 – internal clock input is gated to the Timer 2.

Mnemonic: CCCON **Address: C9h**

7	6	5	4	3	2	1	0	Reset
CCI3	CCI2	CCI1	CCI0	CCF3	CCF2	CCF1	CCF0	00H

CCI3: Compare/Capture 3 interrupt control bit.

CCI3 = 1 is enable.

CCI2: Compare/Capture 2 interrupt control bit.

CCI3 = 1 is enable.

CCI1: Compare/Capture 1 interrupt control bit.

CCI3 = 1 is enable.

CCI0: Compare/Capture 0 interrupt control bit.

CCI3 = 1 is enable.

CCF3: Compare/Capture 3 flag set by hardware. This flag can be cleared by software.

CCF2: Compare/Capture 2 flag set by hardware. This flag can be cleared by software.

CCF1: Compare/Capture 1 flag set by hardware. This flag can be cleared by software.

CCF0: Compare/Capture 0 flag set by hardware. This flag can be cleared by software.

Compare/Capture interrupt share T2 interrupt vector.

Mnemonic: CCEN **Address: C1h**

7	6 5 4	3	2 1 0	Reset
-	COCAM1[2:0]	-	COCAM0[2:0]	00H

COCAM1[2:0] 000 - Compare/Capture disable.

001 - Compare enable but no output on Pin.

010 - Compare mode 0.

011 - Compare mode 1.

100 - Capture on rising edge at pin CC1.

101 - Capture on falling edge at pin CC1.

110 - Capture on both rising and falling edge at pin CC1.

111 - Capture on write operation into register CC1.

COCAM0[2:0] 000 - Compare/Capture disable.

001 - Compare enable but no output on Pin.

010 - Compare mode 0.

011 - Compare mode 1.

100 - Capture on rising edge at pin CC0.

101 - Capture on falling edge at pin CC0.

110 - Capture on both rising and falling edge at pin CC0.

111 - Capture on write operation into register CC0.

Mnemonic: CCEN2 **Address: D1h**

7	6 5 4	3	2 1 0	Reset
-	COCAM3[2:0]	-	COCAM2[2:0]	00H

COCAM3[2:0] 000 - Compare/Capture disable.

001 - Compare enable but no output on Pin.

010 - Compare mode 0.

011 - Compare mode 1.

100 - Capture on rising edge at pin CC3.

101 - Capture on falling edge at pin CC3.

110 - Capture on both rising and falling edge at pin CC3.

111 - Capture on write operation into register CC3.

COCAM2[2:0] 000 - Compare/Capture disable.

001 - Compare enable but no output on Pin.

010 - Compare mode 0.

011 - Compare mode 1.

100 - Capture on rising edge at pin CC2.

101 - Capture on falling edge at pin CC2.

110 - Capture on both rising and falling edge at pin CC2.

111 - Capture on write operation into register CC2.

8.1 Timer 2 function

Timer 2 can operate as timer, event counter, or gated timer as explained later.

8.1.1 Timer mode

In this mode Timer 2 can by incremented in various frequency that depending on the prescaler. The prescaler is selected by bit T2PS[2:0] in register T2CON. As shown in Fig. 8-1



Fig. 8-1: Timer mode and Reload mode function

8.1.2 Event counter mode

In this mode, the timer is incremented when external signal T2 change value from 1 to 0. The T2 input is sampled in every cycle. Timer 2 is incremented in the cycle following the one in which the transition was detected. As shown in Fig. 8-2.



Fig. 8-2: Event counter mode function

8.1.3 Gated timer mode

In this mode, the internal clock which incremented timer 2 is gated by external signal T2. As shown in Fig. 8-3



Fig. 8-3: Gated timer mode function

8.1.4 Reload of Timer 2

Reload (16-bit reload from the crc register) can be executed in the following two modes:

Mode 0: Reload signal is generate by a Timer 2 overflows – autoreload.

Mode 1: Reload signal is generate by a negative transition at the corresponding input pin T2EX.

8.2 Compare function

In the four independent comparators, the value stored in any compare/capture register is compared with the contents of the timer register. The compare modes 0 and 1 are selected by bits C0CAMx. In both compare modes, the results of comparison arrives at Port 1 within the same machine cycle in which the internal compare signal is activated.

8.2.1 Compare Mode 0

In mode 0, when the value in Timer 2 equals the value of the compare register, the output signal changes from low to high. It goes back to a low level on timer overflow. In this mode, writing to the port will have no effect, because the input line from the internal bus and the write-to-latch line are disconnected. As shown in Fig. 8-4 illustrates the function of compare mode 0.



Fig. 8-4: Compare mode 0 function

8.2.2 Compare Mode 1

In compare mode 1, the transition of the output signal can be determined by software. A timer 2 overflow causes no output change. In this mode, both transitions of a signal can be controlled. As shown in Fig. 8-5 and Fig. 8-6 a functional diagram of a register/port configuration in compare Mode 1. In compare Mode 1, the value is written first to the “Shadow Register”, when compare signal is active, this value is transferred to the output register.



Fig. 8-5: Mode 1 Register/Port Function



Fig. 8-6: Compare mode 1 function

8.3 Capture function

Actual timer/counter contents can be saved into registers CCx or CRC upon an external event (mode 0) or a software write operation (mode 1).

8.3.1 Capture Mode 0 (by Hardware)

In mode 0, value capture of Timer 2 is executed when:

(5) Rising edge on input CC0-CC3
(6) Falling edge on input CC0-CC3
(7) Both rising and falling edge on input CC0-CC3

The contents of Timer 2 will be latched into the appropriate capture register. As shown in Fig. 8-7



Fig. 8-7: Capture mode 0 function

8.3.2 Capture Mode 1(by Software)

In mode 1, value capture of timer 2 is caused by writing any value into the low-order byte of the dedicated capture register. The value written to the capture register is irrelevant to this function. The contents of Timer 2 will be latched into the appropriate capture register. As shown in Fig. 8-8



Fig. 8-8: Capture mode 1 function

9. Touch Sense Unit



TKIF is set to high level by hardware.
TKIF is cleared to low level by firmware.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Interrupt											
TKEN0	Touch Key Enable0 Reg.	93H	TK7	TK6	TK5	TK4	TK3	TK2	TK1	TK0	00H
TKEN1	Touch Key Enable1 Reg.	94H	TK15	TK14	TK13	TK12	TK11	TK10	TK9	TK8	00H
TKEN2	Touch Key Enable2 Reg.	95H	TK23	TK22	TK21	TK20	TK19	TK18	TK17	TK16	00H
TKCHN	Touch Key Channel Number Reg.	9DH	-	-	-	TKCHN[4:0]					00H
TKCDL	Touch Key Capture Data Low-byte Reg.	9EH	TKCD[7:0]								00H
TKCDH	Touch Key Capture Data Hi-byte Reg.	9FH	TKCD[15:8]								00H

Mnemonic: TKEN0 **Address: 93h**

7	6	5	4	3	2	1	0	Reset
TK7	TK6	TK5	TK4	TK3	TK2	TK1	TK0	00H

TK7: Touch key channels 7 enable.

TK7 = 1 – Enable touch key channel 7.

TK6: Touch key channels 6 enable.

TK6 = 1 – Enable touch key channel 6.

TK5: Touch key channels 5 enable.

TK5 = 1 – Enable touch key channel 5.

TK4: Touch key channels 4 enable.

TK4 = 1 – Enable touch key channel 4.

TK3: Touch key channels 3 enable.

TK3 = 1 – Enable touch key channel 3.

TK2: Touch key channels 2 enable.

TK2 = 1 – Enable touch key channel 2.

TK1: Touch key channels 1 enable.

TK1 = 1 – Enable touch key channel 1.

TK0: Touch key channels 0 enable.

TK0 = 0 – Enable touch key channel 0.

Mnemonic: TKEN1 **Address: 94h**

7	6	5	4	3	2	1	0	Reset
TK15	TK14	TK13	TK12	TK11	TK10	TK9	TK8	00H

TK15: Touch key channels 15 enable.

TK15 = 1 – Enable touch key channel 15.

TK14: Touch key channels 14 enable.

TK14 = 1 – Enable touch key channel 14.

TK13: Touch key channels 13 enable.

TK13 = 1 – Enable touch key channel 13.

TK12: Touch key channels 12 enable.

TK12 = 1 – Enable touch key channel 12.

TK11: Touch key channels 11 enable.

TK11 = 1 – Enable touch key channel 11.

TK10: Touch key channels 10 enable.

TK10 = 1 – Enable touch key channel 10.

TK9: Touch key channels 9 enable.

TK9 = 1 – Enable touch key channel 9.

TK8: Touch key channels 8 enable.

TK8 = 0 – Enable touch key channel 8.

Mnemonic: TKEN2 **Address: 95h**

7	6	5	4	3	2	1	0	Reset
TK23	TK22	TK21	TK20	TK19	TK18	TK17	TK16	00H

TK23: Touch key channels 23 enable.

TK23 = 1 – Enable touch key channel 23.

TK22: Touch key channels 22 enable.

TK22 = 1 – Enable touch key channel 22.

TK21: Touch key channels 21 enable.

TK21 = 1 – Enable touch key channel 21.

TK20: Touch key channels 20 enable.

TK20 = 1 – Enable touch key channel 20.

TK19: Touch key channels 19 enable.

TK19 = 1 – Enable touch key channel 19.

TK18: Touch key channels 18 enable.

TK18 = 1 – Enable touch key channel 18.

TK17: Touch key channels 17 enable.

TK17 = 1 – Enable touch key channel 17.

TK16: Touch key channels 16 enable.

TK16 = 0 – Enable touch key channel 16.

Mnemonic: TKCHN **Address: 9Dh**

7	6	5	4	3	2	1	0	Reset
-	-	-	TKCHN[4:0]					00H

TKCHN[4:0]: This register indicates the counter scanning channels (Read only).

Mnemonic: TKCDL **Address: 9Eh**

7	6	5	4	3	2	1	0	Reset
TKCD[7:0]								00H

TKCD[7:0]: This register for 16 bits counter low byte contents (Read only).

Mnemonic: TKCDH **Address: 9Fh**

7	6	5	4	3	2	1	0	Reset
TKCD[15:8]								00H

TKCD[15:8]: This register for 16 bits counter high byte contents (Read only).

10. LCD

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
LCD											
SCOMEN	Soft com enable reg.	F1h	-	-	-	-	SCOM 3EN	SCOM 2EN	SCOM 1EN	SCOM 0EN	00H
SCOMDATA	Soft com data reg	F2h	SCOM3 DATA[1:0]		SCOM2 DATA[1:0]		SCOM1 DATA[1:0]		SCOM0 DATA[1:0]		00H

Mnemonic: SCOMEN **Address: E9h**

7	6	5	4	3	2	1	0	Reset
-	-	-	-	SCOM 3EN	SCOM 2EN	SCOM 1EN	SCOM 0EN	00H

SCOM3EN: 0 – SCOM3 enable.
1 – SCOM3 enable.
SCOM2EN: 0 – SCOM2 enable.
1 – SCOM2 enable.
SCOM1EN: 0 – SCOM1 enable.
1 – SCOM1 enable.
SCOM0EN: 0 – SCOM0 enable.
1 – SCOM0 enable.

Mnemonic: SCOMDATA **Address: EAh**

7 6	5 4	3 2	1 0	Reset
SCOM3 DATA[1:0]	SCOM2 DATA[1:0]	SCOM1 DATA[1:0]	SCOM0 DATA[1:0]	00H

SCOM3DATA[1:0]: 00 – VSS.
10 – VDD.
11 – VDD/2.
SCOM2DATA[1:0]: 00 – VSS.
10 – VDD.
11 – VDD/2.
SCOM1DATA[1:0]: 00 – VSS.
10 – VDD.
11 – VDD/2.
SCOM0DATA[1:0]: 00 – VSS.
10 – VDD.
11 – VDD/2.

Example:




```
Step0: MOV  SCOMEN, 0x0F        // enable SCOM0/1/2/3
Step1: MOV  SCOMDATA, 0xFE      // 1111_1110
                                // SCOM0 = VDD
                                // SCOM1 = VDD/2
                                // SCOM2 = VDD/2
                                // SCOM3 = VDD/2
Step2: MOV  SCOMDATA, 0xFC      // 1111_1100
                                // SCOM0 = VSS
                                // SCOM1 = VDD/2
                                // SCOM2 = VDD/2
                                // SCOM3 = VDD/2
Step3: MOV  SCOMDATA, 0xFB      // 1111_1011
                                // SCOM0 = VDD/2
                                // SCOM1 = VDD
                                // SCOM2 = VDD/2
                                // SCOM3 = VDD/2
Step4: MOV  SCOMDATA, 0xF3      // 1111_0011
                                // SCOM0 = VDD/2
                                // SCOM1 = VSS
                                // SCOM2 = VDD/2
                                // SCOM3 = VDD/2
Step5: MOV  SCOMDATA, 0xEF      // 1110_1111
                                // SCOM0 = VDD/2
                                // SCOM1 = VDD/2
                                // SCOM2 = VDD
                                // SCOM3 = VDD/2
Step6: MOV  SCOMDATA, 0xCF      // 1100_1111
                                // SCOM0 = VDD/2
                                // SCOM1 = VDD/2
                                // SCOM2 = VSS
                                // SCOM3 = VDD/2
Step7: MOV  SCOMDATA, 0xBF      // 1011_1111
                                // SCOM0 = VDD/2
                                // SCOM1 = VDD/2
                                // SCOM2 = VDD/2
                                // SCOM3 = VDD
Step8: MOV  SCOMDATA, 0x3F      // 0011_1111
```

```
// SCOM0 = VDD/2
// SCOM1 = VDD/2
// SCOM2 = VDD/2
// SCOM3 = VSS
```

11. Serial Interface

The serial buffer consists of two separate registers, a transmit buffer and a receive buffer.

Writing data to the Special Function Register SBUF sets this data in serial output buffer and starts the transmission. Reading from the SBUF reads data from the serial receive buffer. The serial port can simultaneously Transmit and receive data. It can also buffer 1 byte at receive, which prevents the receive data from being lost if the CPU reads the first byte before transmission of the second byte is completed.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Serial interface											
PCON	Power control	87H	SMOD	MDUF	-	-	-	-	STOP	IDLE	40H
AUX	Auxiliary register	91h	BRGS	INT1 SWAP	INT0 SWAP	UR SWAP	-	-	-	DPS	00H
SCON	Serial Port control register	98H	SM0	SM1	SM20	REN0	TB80	RB80	TI0	RI0	00H
SRELL	Serial Port reload register low byte	AAH	SREL. 7	SREL. 6	SREL. 5	SREL. 4	SREL. 3	SREL. 2	SREL. 1	SREL. 0	00H
SRELH	Serial Port reload register high byte	BAH	-	-	-	-	-	-	SREL. 9	SREL. 8	00H
SBUF	Serial Port data buffer	99H	SBUF[7:0]								00H
PFCON	Peripheral Frequency control register	D9h	T1CS	T0CS	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]		00H

Mnemonic: AUX **Address: 91h**

7	6	5	4	3	2	1	0	Reset
BRGS	INT1 SWAP	INT0 SWAP	UR SWAP	-	-	-	DPS	00H

BRGS: Baud rate generator.

BRGS = 0 - baud rate generator from Timer 1.

BRGS = 1 - baud rate generator by SREL.

URSWAP: URSWAP = 0 – Serial interface function on P3.0 & P3.1.

URSWAP = 1 – Serial interface function on P3.3 & P3.2.

Mnemonic: SCON **Address: 98h**

7	6	5	4	3	2	1	0	Reset
SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H

SM0, SM1: Serial Port mode selection.

SM0	SM1	Mode
0	0	0
0	1	1
1	0	2
1	1	3

The 4 modes in UART, Mode 0 ~ 3, are explained later.

SM2: Enables multiprocessor communication feature.

REN: If set, enables serial reception. Cleared by software to disable reception.

TB8: The 9th transmitted data bit in modes 2 and 3. Set or cleared by the CPU depending on

the function it performs such as parity check, multiprocessor communication etc.

RB8: In modes 2 and 3, it is the 9th data bit received. In mode 1, if SM2 is 0, RB8 is the stop bit. In mode 0, this bit is not used. Must be cleared by software.

TI: Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software.

RI: Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software.

11.1 Serial interface

The Serial Interface can operate in the following 4 modes:

SM0	SM1	Mode	Description	Board Rate
0	0	0	Shift register	Fosc/12
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	Fosc/32 or Fosc/64
1	1	3	9-bit UART	Variable

Here Fosc is the crystal or oscillator frequency.

11.1.1 Mode 0

Pin RXD serves as input and output. TXD outputs the shift clock. 8 bits are transmitted with LSB first. The baud rate is fixed at 1/12 of the crystal frequency. Reception is initialized in Mode 0 by setting the flags in SCON as follows: RI = 0 and REN = 1. In other modes, a start bit when REN = 1 starts receiving serial data. As shown in Fig. 11-1 and Fig. 11-2



Fig. 11-1: Transmit mode 0



Fig. 11-2: Receive mode 0

11.1.2 Mode 1

Pin RXD serves as input, and TXD serves as serial output. No external shift clock is used, 10 bits are transmitted: a start bit (always 0), 8 data bits (LSB first), and a stop bit (always 1). On receive, a start bit synchronizes the transmission, 8 data bits are available by reading SBUF, and stop bit sets the flag RB8 in the Special Function Register SCON. In mode 1 either internal baud rate generator or timer 1 can be use to specify baud rate. As shown in Fig. 11-3

and Fig. 11-4



Fig. 11-3: Transmit mode 1



Fig. 11-4: Receive mode 1

11.1.3 Mode 2

This mode is similar to Mode 1, with two differences. The baud rate is fixed at 1/32 (SMOD=1) or 1/64(SMOD=0) of oscillator frequency and 11 bits are transmitted or received: a start bit (0), 8 data bits (LSB first), a programmable 9th bit, and a stop bit (1). The 9th bit can be used to control the parity of the serial interface: at transmission, bit TB8 in SCON is output as the 9th bit, and at receive, the 9th bit affects RB8 in Special Function Register SCON.

11.1.4 Mode 3

The only difference between Mode 2 and Mode 3 is that in Mode 3 either internal baud rate generator or timer 1 can be use to specify baud rate. As shown in Fig. 11-5 and Fig. 11-6.



Fig. 11-5: Transmit modes 2 and 3



Fig. 11-6: Receive modes 2 and 3

11.2 Multiprocessor Communication of Serial Interface

The feature of receiving 9 bits in Modes 2 and 3 of Serial Interface can be used for multiprocessor communication. In this case, the slave processors have bit SM2 in SCON set to 1. When the master processor outputs slave's address, it sets the 9th bit to 1, causing a serial port receive interrupt in all the slaves. The slave processors compare the received byte with their network address. If there is a match, the addressed slave will clear SM2 and receive the rest of the message, while other slaves will leave SM2 bit unaffected and ignore this message. After addressing the slave, the host will output the rest of the message with the 9th bit set to 0, so no serial port receive interrupt will be generated in unselected slaves.

11.3 Peripheral Frequency control register

Mnemonic: PFCON **Address: D9h**

7	6	5	4	3	2	1	0	Reset
T1CS	T0CS	SRELPS[1:0]		T1PS[1:0]		T0PS[1:0]		00H

SRELPS[1:0]: SREL Prescaler select

SRELPS[1:0]	Prescaler
00	Fosc/64
01	Fosc/32

T1PS[1:0]: Timer1 Prescaler select

T1PS[1:0]	Prescaler
00	Fosc/12
01	Fosc
10	Fosc/96
11	reserved

11.4 Baud rate generator

11.4.1 Serial interface modes 1 and 3

11.4.1.1 When BRGS = 0 (in Special Function Register AUX).

(1) T1PS[1:0] is 00

$$\text{Baud Rate} = \frac{2^{\text{SMOD}} \times F_{osc}}{32 \times 12 \times (256 - TH1)}$$

(2) T1PS[1:0] is 01

$$\text{Baud Rate} = \frac{2^{\text{SMOD}} \times F_{osc}}{32 \times (256 - TH1)}$$

(3) T1PS[1:0] is 10

$$\text{Baud Rate} = \frac{2^{\text{SMOD}} \times F_{osc}}{32 \times 96 \times (256 - TH1)}$$

11.4.1.2 When BRGS = 1 (in Special Function Register AUX).

(1) SRELPS[1:0] is 00

$$\text{Baud Rate} = \frac{2^{\text{SMOD}} \times F_{osc}}{64 \times \left(2^{10} - \text{SREL}\right)}$$

(2) SRELPS[1:0] is 01

$$\text{Baud Rate} = \frac{2^{\text{SMOD}} \times F_{osc}}{32 \times \left(2^{10} - \text{SREL}\right)}$$

12. Watchdog timer

The Watch Dog Timer (WDT) is an 8-bit free-running counter that generate reset signal if the counter overflows. The WDT is useful for systems which are susceptible to noise, power glitches, or electronics discharge which causing software dead loop or runaway. The WDT function can help user software recover from abnormal software condition. The WDT is different from Timer0, Timer1 and Timer2 of general 8052. To prevent a WDT reset can be done by software periodically clearing the WDT counter. User should check WDTF bit of WDTC register whenever un-predicted reset happened. After an external reset the watchdog timer is disabled and all registers are set to zeros.

The watchdog timer has a free running on-chip RC oscillator (20 KHz). The WDT will keep on running even after the system clock has been turned off (for example, in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the MCU to reset. The WDT can be enabled or disabled any time during the normal mode. Please refer the WDTE bit of WDTC register. The default WDT time-out period is approximately 204.8ms (WDTM [3:0] = 0100b).

The WDT has selectable divider input for the time base source clock. To select the divider input, the setting of bit3 ~ bit0 (WDTM [3:0]) of Watch Dog Timer Control Register (WDTC) should be set accordingly. As shown in Table 12-1.

$$WDTCLK = \frac{20\text{KHz}}{2^{\text{WDTM}}}$$

$$\text{Watchdog reset time} = \frac{256}{\text{WDTCLK}}$$

Table 12-1: WDT time-out period

WDTM [3:0]	Divider (20 KHz RC oscillator in)	Time period @ 20KHz
0000	1	12.8ms
0001	2	25.6ms
0010	4	51.2ms
0011	8	102.4ms
0100	16	204.8ms (default)
0101	32	409.6ms
0110	64	819.2ms
0111	128	1.6384s
1000	256	3.2768s
1001	512	6.5536s
1010	1024	13.10s
1011	2048	26.21s
1100	4096	52.42s
1101	8192	104.85s
1110	16384	209.71s
1111	32768	419.43s

Note: RC oscillator (20 KHz), about ± 20% of variation

When MCU is reset, the MCU will be read WDTEN control bit status. When WDTEN bit is set to 1, the watchdog function will be disabled no matter what the WDTE bit status is. When WDTEN bit is clear to 0, the watchdog function will be enabled if WDTE bit is set to 1 by program. User can to set WDTEN on the writer or ISP.

The program can enable the WDT function by programming 1 to the WDTE bit premise that WDTEN control bit is clear to 0. After WDTE set to 1, the 8 bit-counter starts to count with the selected time base source clock which set by WDTM [3:0]. It will generate a reset signal when overflows. The WDTE bit will be cleared to 0 automatically when MCU been reset, either hardware reset or WDT reset. As shown in Fig. 12-1.

Once the watchdog is started it cannot be stopped. User can refreshed the watchdog timer to zero by writing 0x55 to Watch Dog Timer refresh Key (WDTK) register. This will clear the content of the 8-bit counter and let the counter re-start to count from the beginning. The watchdog timer must be refreshed regularly to prevent reset request signal from becoming active.

When Watchdog timer is overflow, the WDTF flag will set to one and automatically reset MCU. The WDTF flag can be clear by software or external reset or power on reset.



Fig. 12-1: Watchdog timer block diagram

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Watchdog Timer											
TAKEY	Time Access Key register	F7h	TAKEY [7:0]								00H
WDTC	Watchdog timer control register	B6h	-	CWDTR	WDTE	-	WDTM [3:0]				04H
WDTK	Watchdog timer refresh key	B7h	WDTK[7:0]								00H

Mnemonic: TAKEY **Address: F7h**

7	6	5	4	3	2	1	0	Reset
TAKEY [7:0]								00H

Watchdog timer control register (WDTC) is read-only by default; software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the WDTC write attribute. That is:

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah
```

Mnemonic: WDTC **Address: B6h**

7	6	5	4	3	2	1	0	Reset
-	CWDTR	WDTE	-	WDTM [3:0]				04H

CWDTR: Watch dog states select bit(Support stop mode wakeup)

CWDTR = 0 - Enable watch dog reset.

CWDTR = 1 - Enable watch dog interrupt.

WDTE: Control bit used to enable Watchdog timer.

The WDTE bit can be used only if WDTEN is "0". If the WDTEN bit is "0", then WDT can be disabled / enabled by the WDTE bit.

WDTE = 0 - Disable WDT.

WDTE = 1 - Enable WDT.

The WDTE bit is not used if WDTEN is "1". That is, if the WDTEN bit is "1", WDT is always disabled no matter what the WDTE bit status is. The WDTE bit can be read and written.

WDTM [3:0]: WDT clock source divider bit. As seen in Fig. 12-1 to reference the WDT time-out period.

Mnemonic: WDTK **Address: B7h**

7	6	5	4	3	2	1	0	Reset
WDTK[7:0]								00h

WDTK: Watchdog timer refresh key.

A programmer must write 0x55 into WDTK register, and then the watchdog timer will be cleared to zero.

For example 1, if enable WDT and select time-out reset period is 3.2768s.
First, programming the information block OP3 bit7 WDTEN to “0”.

Secondly,

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah     ; enable WDTC write attribute.
MOV WDTC, #28h      ; Set WDTM [3:0] = 1000b. Set WDTE =1 to enable WDT function.
.
.
.
MOV WDTK, #55h      ; Clear WDT timer to 0.
```

For example 2, if enable WDT and select time-out Interrupt period is 178.0ms.
First, programming the information block OP3 bit7 WDTEN to “0”.
Secondly,

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah    ; enable WDTC write attribute.
MOV WDTC, #64h     ; Set WDTM [3:0] = 0100b. ;Set WDTE =1 to enable WDT function
                   ; and Set CWDTR =1 to enable period interrupt function
```

13. Interrupt

The OB39A08T1 provides 10 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register. Each interrupt requested by the corresponding flag could individually be enabled or disabled by the enable bits in SFR's IEN0, IEN1.

When the interrupt occurs, the engine will vector to the predetermined address as given in Table 13-1. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction RETI. When an RETI is performed, the processor will return to the instruction that would have been next when interrupt occurred.

When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, and then samples are polled by hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then interrupt request flag is set. On the next instruction cycle the interrupt will be acknowledged by hardware forcing an LCALL to appropriate vector address.

Interrupt response will require a varying amount of time depending on the state of microcontroller when the interrupt occurs. If microcontroller is performing an interrupt service with equal or greater priority, the new interrupt will not be invoked. In other cases, the response time depends on current instruction. The fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for detecting the interrupt and six cycles for perform the LCALL.

Table 13-1: Interrupt vectors

	Interrupt Request Flags	Interrupt Vector Address	Interrupt Number *(use Keil C Tool)
1	IE0 – External interrupt 0	0003h	0
2	TF0 – Timer 0 interrupt	000Bh	1
3	IE1 – External interrupt 1	0013h	2
4	TF1 – Timer 1 interrupt	001Bh	3
5	RI/TI – Serial channel interrupt	0023h	4
6	TF2/EXF2 – Timer 2 interrupt	002Bh	5
7	LVIIF – Low Voltage Interrupt	0063h	12
8	IICIF – IIC interrupt	006Bh	13
9	WDT – Watchdog interrupt	008Bh	17
10	Touch Key interrupt	009Bh	19

*See Keil C about C51 User's Guide about Interrupt Function description

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
Interrupt											
IEN0	Interrupt Enable 0 register	A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0	00H
IEN1	Interrupt Enable 1 register	B8H	EXEN2	-	IEIIC	IELVI	-	-	-	-	00H
IEN2	Interrupt Enable 2 register	9AH	-	-	-	-	-	-	EWDT	-	00H
IRCON	Interrupt request register	C0H	EXF2	TF2	IICIF	LVIIF	-	-	-	-	00H
IRCON2	Interrupt request register 2	97H	-	-	-	-	-	-	WDTIF	-	00H
IP0	Interrupt priority level 0	A9H	-	-	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	00H
IP1	Interrupt priority level 1	B9H	-	-	IP1.5	IP1.4	IP1.3	IP1.2	IP1.1	IP1.0	00H

Mnemonic: IEN0 **Address: A8h**

7	6	5	4	3	2	1	0	Reset
EA	-	ET2	ES	ET1	EX1	ET0	EX0	00h

EA: EA=0 – Disable all interrupt.
EA=1 – Enable all interrupt.
ET2: ET2=0 – Disable Timer 2 overflow or external reload interrupt.
ET2=1 – Enable Timer 2 overflow or external reload interrupt.
ES: ES=0 – Disable Serial channel interrupt.
ES=1 – Enable Serial channel interrupt.
ET1: ET1=0 – Disable Timer 1 overflow interrupt.
ET1=1 – Enable Timer 1 overflow interrupt.
EX1: EX1=0 – Disable external interrupt 1.
EX1=1 – Enable external interrupt 1.
ET0: ET0=0 – Disable Timer 0 overflow interrupt.
ET0=1 – Enable Timer 0 overflow interrupt.
EX0: EX0=0 – Disable external interrupt 0.
EX0=1 – Enable external interrupt 0.

Mnemonic: IEN1 **Address: B8h**

7	6	5	4	3	2	1	0	Reset
EXEN2	-	IEIIC	IELVI	-	-	-	-	00H

EXEN2: Timer 2 reload interrupt enable.
EXEN2 = 0 – Disable Timer 2 external reload interrupt.
EXEN2 = 1 – Enable Timer 2 external reload interrupt.
IEIIC: IIC interrupt enable.
IEIICS = 0 – Disable IIC interrupt.

IEIICS = 1 – Enable IIC interrupt.

IELVI: LVI interrupt enable.

IELVI = 0 – Disable LVI interrupt.

IELVI = 1 – Enable LVI interrupt.

Mnemonic: IEN2 **Address: 9Ah**

7	6	5	4	3	2	1	0	Reset
-	-	-	-	-	-	EWDT	-	00H

EWDT: Enable Watch dog interrupt.

EWDT = 0 – Disable Watch dog interrupt.

EWDT = 1 – Enable Watch dog interrupt.

Mnemonic: IRCON **Address: C0h**

7	6	5	4	3	2	1	0	Reset
EXF2	TF2	IICIF	LVIIF	-	-	-	-	00H

EXF2: Timer 2 external reload flag. Must be cleared by software.

TF2: Timer 2 overflow flag. Must be cleared by software.

IICIF: IIC interrupt flag. Hardware will clear this flag automatically when enter interrupt vector.

LVIIF: LVI interrupt flag. Hardware will clear this flag automatically when enter interrupt vector.

Mnemonic:IRCON2 **Address: 97h**

7	6	5	4	3	2	1	0	Reset
-	-	-	-	-	-	WDTIF	-	00H

WDTIF: Watch dog interrupt flag. Hardware will clear this flag automatically when enter interrupt vector.

13.1 Priority level structure

All interrupt sources are combined in groups, As given in Table 13-2.

Table 13-2: Priority level groups

Groups		
External interrupt 0	-	-
Timer 0 interrupt	Watchdog interrupt	-
External interrupt 1	-	-
Timer 1 interrupt	-	-
Serial channel interrupt	-	LVI interrupt
-	Timer 2 interrupt	IIC interrupt

Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IP0 and one in IP1. If requests of the same priority level will be received simultaneously, an internal polling sequence determines which request is serviced first. As given in Table 13-3 and Table 13-4 and Table 13-5.

Mnemonic: IP0 **Address: A9h**

7	6	5	4	3	2	1	0	Reset
-	-	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	00h

Mnemonic: IP1 **Address: B9h**

7	6	5	4	3	2	1	0	Reset
-	-	IP1.5	IP1.4	IP1.3	IP1.2	IP1.1	IP1.0	00h

Table 13-3: Priority levels

IP1.x	IP0.x	Priority Level
0	0	Level0 (lowest)
0	1	Level1
1	0	Level2
1	1	Level3 (highest)

Table 13-4: Groups of priority

Bit	Group		
IP1.0, IP0.0	External interrupt 0	-	-
IP1.1, IP0.1	Timer 0 interrupt	Watchdog interrupt	-
IP1.2, IP0.2	External interrupt 1	-	-
IP1.3, IP0.3	Timer 1 interrupt	-	-
IP1.4, IP0.4	Serial channel interrupt	-	LVI interrupt
IP1.5, IP0.5	-	Timer 2 interrupt	IIC interrupt

Table 13-5: Polling sequence

Interrupt source	Sequence
External interrupt 0	
Timer 0 interrupt	
Watchdog interrupt	
External interrupt 1	
Timer 1 interrupt	
Serial channel interrupt	
LVI interrupt	
Timer 2 interrupt	
IIC interrupt	

14. Power Management Unit

Power management unit serves two power management modes, IDLE and STOP, for the users to do power saving function.

Mnemonic: PCON **Address: 87h**

7	6	5	4	3	2	1	0	Reset
SMOD	MDUF	-	-	-	-	STOP	IDLE	40h

STOP: Stop mode control bit. Setting this bit turning on the Stop Mode.
Stop bit is always read as 0

IDLE: Idle mode control bit. Setting this bit turning on the Idle Mode.
Idle bit is always read as 0

Mnemonic: PERSD **Address: BDh**

7	6	5	4	3	2	1	0	Reset
TK_SD	MISC_SD	WDT_SD	COM_SD	MDU_SD	IIC_SD	TMR2_SD	TMR1_SD	00h

TK_SD: TK_SD= 1, Touch key shut down clock.
TKEN0, TKEN1, TKEN2, TKCHN, TKCDL, TKCDH.
After the shutdown will not have access to these registers.

MISC_SD: MISC_SD=1, Misc (LVC, RSTS) shut down clock.
LVC, RSTS. After the shutdown will not have access to these registers.

WDT_SD: WDT_SD=1, Watch dog shut down clock..
WDTC, WDTK. After the shutdown will not have access to these registers.

COM_SD: COM_SD=1, LCD SCOM shut down clock.
SCOMEN, SCOMDATA. After the shutdown will not have access to these registers.

MDU_SD: MDU_SD=1, Mdu shut down clock.
MD0, MD1, MD2, MD3, MD4, MD5, ARCON. After the shutdown will not have access to these registers.

IIC_SD: IIC_SD=1, IIC shut down clock.
IICS, IICCTL, IICA1, IICA2, IICRWD, IICEBT. After the shutdown will not have access to these registers.

TMR2_SD: TMR2_SD=1, Timer-2 shut down clock.
CCEN, CCEN2, TH2, TL2, T2CON, CRCL, CRCH, CCL1, CCH1, CCL2, CCH2, CCL3, CCH3, CCCON. After the shutdown will not have access to these registers.

TMR1_SD: TMR1_SD=1, Timer-0 and Timer-1 shut down clock.
PFCON, TCON, TMOD, TL0, TH0, TL1, TH1. After the shutdown will not have access to these registers.

14.1 Idle mode

Setting the IDLE bit of PCON register invokes the IDLE mode. The IDLE mode leaves internal clocks and peripherals running. Power consumption drops because the CPU is not active. The CPU can exit the IDLE state with any interrupts or a reset.

14.2 Stop mode

Setting the STOP bit of PCON register invokes the STOP mode. All internal clocking in this mode is turn off. The CPU will exit this state from a no-clocked interrupt (external INT0/1, LVI and Watchdog interrupt) or a reset (WDT and LVR) condition. Internally generated interrupts (timer, serial port ...) have no effect on stop mode since they require clocking activity.

15. IIC function

The IIC module uses the SCL (clock) and the SDA (data) line to communicate with external IIC interface. Its speed can be selected to 400Kbps (maximum) by software setting the IICBR [2:0] control bit. The IIC module provided 2 interrupts (RXIF, TXIF). It will generate START, repeated START and STOP signals automatically in master mode and can detects START, repeated START and STOP signals in slave mode. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400pF.

The interrupt vector is 6Bh.

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
IIC function											
IICCTL	IIC control register	F9h	IICEN	MSS	MAS	AB_EN	BF_EN	IICBR[2:0]			04H
IICS	IIC status register	F8h	-	MPIF	LAIF	RXIF	TXIF	RXAK	TXAK	RW or BB	00H
IICA1	IIC Address 1 register	FAh	IICA1[7:1]							MATCH1or RW1	A0H
IICA2	IIC Address 2 register	FBh	IICA2[7:1]							MATCH2 or RW2	60H
IICRWD	IIC Read/Write register	FCh	IICRWD[7:0]								00H
IICEBT	IIC Enaable Bus Transaction	FDh	FU_EN		-	-	-	-	-	-	00H

Mnemonic: IICCTL **Address: F9h**

7	6	5	4	3	2	1	0	Reset
IICEN	MSS	MAS	AB_EN	BF_EN	IICBR[2:0]			04h

IICEN: Enable IIC module

IICEN = 1 is Enable.

IICEN = 0 is Disable.

MSS: Master or slave mode select.

MSS = 1 is master mode.

MSS = 0 is slave mode.

*The software must set this bit before setting others register.

MAS: Master address select (master mode only)

MAS = 0 is to use IICA1.

MAS = 1 is to use IICA2.

AB_EN: Arbitration lost enable bit. (Master mode only)

If set AB_EN bit, the hardware will check arbitration lost. Once arbitration lost occurred, hardware will return to IDLE state. If this bit is cleared, hardware will not care arbitration lost condition. Set this bit when multi-master and slave connection. Clear this bit when single master to single slave.

BF_EN: Bus busy enable bit. (Master mode only)

If set BF_EN bit, hardware will not generate a start condition to bus until BF=0. Clear this bit

will always generate a start condition to bus when MStart is set. Set this bit when multi-master and slave connection. Clear this bit when single master to single slave.

IICBR[2:0]: Baud rate selection (master mode only), where Fosc is the external crystal or oscillator frequency. The default is Fosc/512 for users' convenience.

IICBR[2:0]	Baud rate
000	IRC/(32+5)
001	IRC/(64+5)
010	IRC/(128+5)
011	IRC/(256+5)
100	IRC/(512+5)
101	IRC/(1024+5)
110	IRC/(2048+5)
111	IRC/(4096+5)

Mnemonic: IICS **Address: F8H**

7	6	5	4	3	2	1	0	Reset
-	MPIF	LAIF	RXIF	TXIF	RXAK	TxAK	RW or BB	00H

MPIF: The Stop condition Interrupt Flag

The stop condition occurred and this bit will be set. Software need to clear this bit

LAIF: Arbitration lost bit. (Master mode only)

The Arbitration Interrupt Flag, the bus arbitration lost occurred and this bit will be set. Software need to clear this bit

RxIF: The data Receive Interrupt Flag (RXIF) is set after the IICRWD (IIC Read Write Data Buffer) is loaded with a newly receive data.

TxIF: The data Transmit Interrupt Flag (TXIF) is set when the data of the IICRWD (IIC Read Write Data Buffer) is downloaded to the shift register.

RxAK: The Acknowledge Status indicate bit. When clear, it means an acknowledge signal has been received after the complete 8 bits data Transmit on the bus.

TxAK: The Acknowledge status Transmit bit. When received complete 8 bits data, this bit will set (NoAck) or clear (Ack) and Transmit to master to indicate the receive status.

RW or BB: Master Mode:

BB : Bus busy bit
If detect scl=0 or sda=0 or bus start, this bit will be set. If detect stop,this bit will be cleared. This bit can be cleared by software to return ready state.

Slave Mode:
RW:The slave mode read (received) or wrote (Transmit) on the IIC bus. When this bit is clear, the slave module received data on the IIC bus (SDA).(Slave mode only).
As shown in Fig. 15-1



Fig. 15-1: Acknowledgement bit in the 9th bit of a byte transmission

Mnemonic: IICA1 **Address: FA**

7	6	5	4	3	2	1	0	Reset
IICA1[7:1]							Match1 or RW1	A0H
R/W							R or R/W	

Slave mode:

IICA1[7:1]: IIC Address registers

This is the first 7-bit address for this slave module. It will be checked when an address (from master) is received

Match1: When IICA1 matches with the received address from the master side, this bit will set to 1 by hardware. When IIC bus gets first data, this bit will clear.

Master mode:

IICA1[7:1]: IIC Address registers

This 7-bit address indicates the slave with which it wants to communicate.

RW1: This bit will be sent out as RW of the slave side if the module has set the MStart or RStart bit. It appears at the 8th bit after the IIC address as below figure. It is used to tell the salve the direction of the following communication. If it is 1, the module is in master receive mode. If 0, the module is in master Transmit mode. As shown in Fig. 15-2

RW1=1, master receive mode

RW1=0, master Transmit mode



Fig. 15-2: RW bit in the 8th bit after IIC address

Mnemonic: IICA2 **Address: FB**

7	6	5	4	3	2	1	0	Reset
IICA2[7:1]							Match2 or RW2	60H
R/W							R or R/W	

Slave mode:

IICA2[7:1]: IIC Address registers

This is the second 7-bit address for this slave module.

It will be checked when an address (from master) is received

Match2: When IICA2 matches with the received address from the master side, this bit will set to 1 by hardware. When IIC bus gets first data, this bit will clear.

Master mode:

IICA2[7:1]: IIC Address registers

This 7-bit address indicates the slave with which it wants to communicate.

RW2: This bit will be sent out as RW of the slave side if the module has set the MStart or RStart bit. It is used to tell the salve the direction of the following communication. If it is 1, the module is in master receive mode. If 0, the module is in master Transmit mode.

RW2=1, master receive mode

RW2=0, master Transmit mode

Mnemonic: IICRWD **Address: FCh**

7	6	5	4	3	2	1	0	Reset
IICRWD[7:0]								00h

IICRWD[7:0]: IIC read write data buffer.

In receiving (read) mode, the received byte is stored here.

In Transmitting mode, the byte to be shifted out through SDA stays here.

Mnemonic: IICEBT **Address: FDH**

7	6	5	4	3	2	1	0	Reset
FU_EN		-	-	-	-	-	-	00H

Master Mode：

00: reserved

01: IIC bus module will enable read/write data transfer on SDA and SCL.

10: IIC bus module generate a start condition on the SDA/SCL, then send out address which is stored in the IICA1/IICA2(selected by MAS control bit)

11: IIC bus module generates a stop condition on the SDA/SCL.

FU_EN[7:6] will be auto-clear by hardware, so setting FU_EN[7:6] repeatedly is necessary.

Slave mode:

01: FU_EN[7:6] should be set as 01 only. The other value is inhibited.

Notice:

FU_EN[7:6] should be set as 01 before read/write data transfer for bus release; otherwise,

SCL will be locked(pull low).

FU_EN[7:6] should be set as 01 after read/write data transfer for receiving a stop condition from bus master.

In Transmit data mode (slave mode), the output data should be filled into IICRWD before setting FU_EN[7:6] as 01.

FU_EN[7:6] will be auto-clear by hardware, so setting FU_EN[7:6] repeatedly is necessary.

16. LVI & LVR – Low Voltage Interrupt and Low Voltage Reset

The interrupt vector 63h

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
LVR											
RSTS	Reset status register	A1h	-	LVRLP INTF	LVRLP F	-	WDTF	SWRF	LVRF	PORF	00H
LVC	Low voltage control register	E6h	LVI_E N	-	LVRE	LVIF	LVRDS[1:0]		LVIS[1:0]		6xH

Mnemonic: RSTS **Address: A1h**

7	6	5	4	3	2	1	0	Reset
-	LVRLP INTF	LVRLPF	-	WDTF	SWRF	LVRF	PORF	00H

LVRLPINTF: “Internal” Low voltage reset flag.

When MCU is reset by LVR_LP_INT, LVRLPINTF flag will be set to one by hardware. This flag clear by software.

LVRLPF: “External” Low voltage reset flag.

When MCU is reset by LVR(External Low Power), LVRLPF flag will be set to one by hardware. This flag clear by software.

LVRF: Low voltage reset flag.

When MCU is reset by LVR, LVRF flag will be set to one by hardware. This flag clear by software.

PORF: Power on reset flag.

When MCU is reset by POR, PORF flag will be set to one by hardware. This flag clear by software.

Mnemonic: LVC **Address: E6h**

7	6	5	4	3	2	1	0	Reset
LVI_EN	-	LVRE	LVIF	LVRDS[1:0]		LVIS[1:0]		20H

LVI_EN: Low voltage interrupt function enable bit.

LVI_EN = 0 - disable low voltage detect function.

LVI_EN = 1 - enable low voltage detect function.

LVRE: External low voltage reset function enable bit.

LVRXE = 0 - disable external low voltage reset function.

LVRXE = 1 - enable external low voltage reset function.

Note: LVR = 1.50 V

LVIF: Low Voltage interrupt Flag(i.e., Low Voltage Interrupt Status Flag)

LVRDS[1:0]: LVR(External low voltage reset) Deglitch Select: (Match OP12[1:0])

11: 20us De-bounce.

10: 10us De-bounce.

01: No De-bounce.

00: disable external low voltage reset function.

LVIS[1:0]: LVI level select:

00: 2.20V

01: 2.60V

10: 3.20V

11: 4.00V

17. In-System Programming (Internal ISP)

The OB39A08T1 can generate flash control signal by internal hardware circuit. Users utilize flash control register, flash address register and flash data register to perform the ISP function without removing the OB39A08T1 from the system.

The OB39A08T1 provides internal flash control signals which can do flash program/chip erase/page erase/protect functions. User need to design and use any kind of interface which OB39A08T1 can input data. User then utilize ISP service program to perform the flash program/chip erase/page erase/protect functions.

17.1 ISP service program

The ISP service program is a user developed firmware program which resides in the ISP service program space. After user developed the ISP service program, user then determine the size of the ISP service program. User need to program the ISP service program in the OB39A08T1 for the ISP purpose.

The ISP service programs were developed by user so that it should includes any features which relates to the flash memory programming function as well as communication protocol between OB39A08T1 and host device which output data to the OB39A08T1. For example, if user utilize UART interface to receive/Transmit data between OB39A08T1 and host device, the ISP service program should include baud rate, checksum or parity check or any error-checking mechanism to avoid data transmission error.

The ISP service program can be initiated under OB39A08T1 active or idle mode. It can not be initiated under power down mode.

17.2 Lock Bit (N)

The Lock Bit N has two functions: one is for service program size configuration and the other is to lock the ISP service program space from flash erase function.

The ISP service program space address range $3C00 to $3FFF. It can be divided as blocks of N*128 byte. (N=0 to 8). When N=0 means no ISP function, all of 16K byte flash memory can be used as program memory. When N=1 means ISP service program occupies 128 byte while the rest of 15.875K byte flash memory can be used as program memory. The maximum ISP service program allowed is 1K byte when N=8. Under such configuration, the usable program memory space is 15K byte.

After N determined, OB39A08T1 will reserve the ISP service program space downward from the top of the program address $3FFF. The start address of the ISP service program located at $3x00 while x is depending on the lock bit N. Please see section 3.1 program memory diagram for this ISP service program space structure.

The lock bit N function is different from the flash protect function. The flash erase function can erase all of the flash memory except for the locked ISP service program space. If the flash not has been protected, the content of ISP service program still can be read. If the flash has been protected, the overall content of flash program memory space including ISP service program space can not be read. As given in Table 17-1.

Table 17-1 ISP code area

	ISP service program address
0	No ISP service program
1	128 bytes ($3F80h ~ $3FFFh)
2	256 bytes ($3F00h ~ $3FFFh)
3	384 bytes ($3E80h ~ $3FFFh)
4	512 bytes ($3E00h ~ $3FFFh)
5	640 bytes ($3D80h ~ $3FFFh)
6	768 bytes ($3D00h ~ $3FFFh)
7	896 bytes ($3C80h ~ $3FFFh)
8	1.0 K bytes ($3C00h ~ $3FFFh)

ISP service program configurable in N*128 byte (N= 0 ~ 8)

17.3 Program the ISP Service Program

After Lock Bit N is set and ISP service program been programmed, the ISP service program memory will be protected (locked) automatically. The lock bit N has its own program/erase timing. It is different from the flash memory program/erase timing so the locked ISP service program can not be erased by flash erase function. If user needs to erase the locked ISP service program, he can do it by writer only. User can not change ISP service program when OB39A08T1 was in system.

17.4 Initiate ISP Service Program

To initiate the ISP service program is to load the program counter (PC) with start address of ISP service program and execute it. There are four ways to do so:

(1) Blank reset. Hardware reset with first flash address blank ($0000=#FFH) will load the PC with start address of ISP service program. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue a strobe window about 256us after hardware reset.

(2) Execute jump instruction can load the start address of the ISP service program to PC.

(3) Enter's ISP service program by hardware setting. User can force OB39A08T1 enter ISP service program by setting P2.4, P2.5 "active low" or P2.6 " active low" during hardware reset period. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue after hardware reset. In application system design, user should take care of the setting of P2.4,P2.5 or P2.6 at reset period to prevent OB39A08T1 from entering ISP service program.

(4) Enter's ISP service program by hardware setting, the P3.0(RX_0) or P3.2(RX_1) will be detected the two clock signals during hardware reset period. The hardware reset includes MAX810 (power on reset) and external pad reset. The hardware will issue to detect 2 clock signals after hardware reset.

During the strobe window, the hardware will detect the status of P2.4, P2.5 or P2.6. If they meet one of above conditions, chip will switch to ISP mode automatically. After ISP service program executed, user need to reset the OB39A08T1, either by hardware reset or by WDT, or jump to the address $0000 to re-start the firmware program.

There are 5 kinds of entry mechanisms for user different applications. This entry method will select on the writer or ISP.

(1) First Address Blank. i.e. $0000 = 0xFF. And triggered by Internal reset signal. (Entry mechanism 1)
(2) P1.2 = 0 & P1.3 = 0. And triggered by Internal reset signal. (Entry mechanism 2)
(3) P1.4 = 0. And triggered by Internal reset signal. (Entry mechanism 3)
(4) P3.2 input 2 clocks. And triggered by Internal reset signal. (Entry mechanism 4)
(5) P3.0 input 2 clocks. And triggered by Internal reset signal. (Entry mechanism 5)

17.5 ISP register – TAKEY, IFCON, ISPFAH, ISPFAL, ISPFD and ISPFC

Mnemonic	Description	Dir.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RST
ISP function											
TAKEY	Time Access Key register	F7h	TAKEY [7:0]								00H
IFCON	Interface Control register	8Fh	-	CDPR	-	-	-	-	-	ISPE	00H
ISPFAH	ISP Flash Address – High register	E1h	ISPFAH [7:0]								FFH
ISPFAL	ISP Flash Address - Low register	E2h	ISPFAL [7:0]								FFH
ISPFD	ISP Flash Data register	E3h	ISPFD [7:0]								FFH
ISPFC	ISP Flash Control register	E4h	EMF1	EMF2	EMF3	EMF4	EMF5	ISPF.2	ISPF.1	ISPF.0	00H

Mnemonic: TAKEY **Address: F7H**

7	6	5	4	3	2	1	0	Reset
TAKEY [7:0]								00H

ISP enable bit (ISPE) is read-only by default, software must write three specific values 55h, AAh and 5Ah sequentially to the TAKEY register to enable the ISPE bit write attribute. That is:

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah
```

Mnemonic: IFCON **Address: 8FH**

7	6	5	4	3	2	1	0	Reset
-	CDPR	-	-	-	-	-	ISPE	00H

The bit 0 (ISPE) of IFCON is ISP enable bit. User can enable overall OB39A08T1 ISP function by setting ISPE bit to 1, to disable overall ISP function by set ISPE to 0. The function of ISPE behaves like a security key. User can disable overall ISP function to prevent software program be erased accidentally. ISP registers ISPFAH, ISPFAL, ISPFD and ISPFC are read-only by default. Software must be set ISPE bit to 1 to enable these 4 registers write attribute.

Mnemonic: ISPFAH **Address: E1H**

7	6	5	4	3	2	1	0	Reset
ISPFAH7	ISPFAH6	ISPFAH5	ISPFAH4	ISPFAH3	ISPFAH2	ISPFAH1	ISPFAH0	FFH

ISPFAH [7:0]: Flash address-high for ISP function

Mnemonic: ISPFAL **Address: E2H**

7	6	5	4	3	2	1	0	Reset
ISPFAL7	ISPFAL6	ISPFAL5	ISPFAL4	ISPFAL3	ISPFAL2	ISPFAL1	ISPFAL0	FFH

ISPFAL [7:0]: Flash address-Low for ISP function

The ISPFAH & ISPFAL provide the 16-bit flash memory address for ISP function. The flash memory address should not include the ISP service program space address. If the flash memory address indicated by ISPFAH & ISPFAL registers overlay with the ISP service program space address, the flash program/page erase of ISP function executed thereafter will have no effect.

Mnemonic: ISPFD **Address: E3H**

7	6	5	4	3	2	1	0	Reset
ISPFD7	ISPFD6	ISPFD5	ISPFD4	ISPFD3	ISPFD2	ISPFD1	ISPFD0	FFH

ISPFD [7:0]: Flash data for ISP function.

The ISPFD provide the 8-bit data register for ISP function.

Mnemonic: ISPFC **Address: E4H**

7	6	5	4	3	2	1	0	Reset
EMF1	EMF2	EMF3	EMF4	EMF5	ISPF[2]	ISPF[1]	ISPF[0]	00H

EMF1: Entry mechanism (1) flag, clear by reset. (Read only)

EMF2: Entry mechanism (2) flag, clear by reset. (Read only)

EMF3: Entry mechanism (3) flag, clear by reset. (Read only)

EMF4: Entry mechanism (4) flag, clear by reset. (Read only)

EMF5: Entry mechanism (5) flag, clear by reset. (Read only)

ISPF [2:0]: ISP function select bit.

ISPF[2:0]	ISP function
000	Byte program
001	Chip protect
010	Page erase
011	Chip erase
100	Write option
101	Read option
110	Erase option
111	reserved

One page of flash memory is 128byte

The Option function can access Internal reset time select (description in section 1.4.1), clock source select(description in section 1.5), WDTEN control bit(description in section 11), or ISP entry mechanisms select(description in section 17).

The choice ISP function will start to execute once the software write data to ISPFC register.

To perform byte program/page erases ISP function, user need to specify flash address at first. When performing page erase function, OB39A08T1 will erase entire page which flash address indicated by ISPFAH & ISPFAL registers located within the page.

e.g. flash address: $ XY00

page erase function will erase from $XY00 to $XY7F

To perform the chip erase ISP function, OB39A08T1 will erase all the flash program memory except the ISP service program space. To perform chip protect ISP function, the OB39A08T1 flash memory content will be read #00H.

e.g. ISP service program to do the byte program - to program #22H to the address $1005H

```
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah    ; enable ISPE write attribute
ORL IFCON, #01H    ; enable OB39A08T1 ISP function
MOV ISPFAH, #10H   ; set flash address-high, 10H
MOV ISPFAL, #05H   ; set flash address-low, 05H
MOV ISPFD, #22H    ; set flash data to be programmed, data = 22H
MOV ISPFC, #00H    ; start to program #22H to the flash address $1005H
MOV TAKEY, #55h
MOV TAKEY, #0AAh
MOV TAKEY, #5Ah    ; enable ISPE write attribute
ANL IFCON, #0FEH   ; disable OB39A08T1 ISP function
```

Operating Conditions

Symbol	Description	Min.	Typ.	Max.	Unit.	Remarks
TA	Operating temperature	-40	25	85	℃	Ambient temperature under bias
VDD	Supply voltage	2.2	-	5.5	V	
Vref	Internal reference voltage	1.1	1.2	1.3	V	

DC Characteristics

TA = -40℃ to 85℃, VCC = 2.2V ~ 5.5V

Symbol	Parameter	Valid	Min	Typical	Max	Units	Conditions
VIL1	Input Low-voltage	Port 0,1,2,3			0.3Vdd	V	
VIL2	Input Low-voltage	XTAL1			0.2Vdd	V	
VIH1	Input High-voltage	Port 0,1,2,3	0.7Vdd			V	
VIH2	Input High-voltage	XTAL1	0.8Vdd			V	
Vhys	Hysteresis voltage	Port 0,1,2,3		0.1		V	
Vhys	Hysteresis voltage	I2C		0.8		V	
VOL	Output Low-voltage	Port 0,1,2,3			0.45	V	IOL=20mA Vcc=5V
VOH1	Output High-voltage using Strong Pull-up(1)	Port 0,1,2,3	Vcc-0.45			V	IOH1=10mA Vcc=5V
VOH2	Output High-voltage using Pull-up(2)	Port 0,1,2,3	2.4			V	IOH=80uA
ICC	Power Supply Current	VDD		3.4	5	mA	Active mode, 22.1184MHz Vcc=5V 25 ℃
				1.9	3.5	mA	Idle mode, 22.1184MHz Vcc=5V 25 ℃
				2.8	10	uA	Power down mode Vcc=5V 25 ℃

Notes：1. Port in Push-Pull Output Mode
2. Port in Quasi-Bidirectional Mode

Absolute Maximum Ratings

SYMBOL	PARAMETER	MAX	UNIT
Maximum sourced current	An I/O pin	10	mA
	Total I/O pins	100	mA
Maximum sink current	An I/O pin	20	mA
	Total I/O pins	100	mA
Tj	Max. Junction Temperature	150	℃