

Introduction to Computer Architecture


Chapter 4

Pipelined Datapath and Control

Hyungmin Cho


Department of Computer Science and Engineering
Sungkyunkwan University

RISC-V Pipelined Datapath




Dividing Pipeline Stages

- Need to synchronize multiple datapaths




- (Almost) impossible to do it with combinational circuits only

No separation?




No separation?

After 100ps...




No separation?

After 200ps...



No separation?


After 300ps...



Instructions in stage 2 do not match!


No separation?

After 400ps...




No separation?

After 500ps...




No separation?

After 600ps...




Dividing Stages – What should be done...



- Do not start stage2 yet...
- Wait until datapath2 also completes

Dividing Stages – What should be done...


From 200ps...



- Drive stage2 (i.e., give input data to stage2)


Dividing Stages – What should be done...

After 200ps... until 400ps



- Stage1 produces new output for Instruction2
- However, we still need to drive stage2 with Instruction1


Dividing Stages – What should be done...




Between stages, we need a “**barrier**” that remembers the previous instruction and hold the next instruction

Using Registers


- Need registers (flip-flops) between stages




Pipeline Registers




Pipeline Register Details




IF stage




ID stage




EX stage



MEM stage




WB stage




?


ID / WB stage




Corrected Datapath for Write Register ID




Corrected Datapath for Write Register ID




Corrected Datapath for Write Register ID




Corrected Datapath for Write Register ID



Control Signals?




Control Signals in Pipeline



- Control signals derived from the opcode @ ID stage

Pipelined Control



Pipelined Control

