
Introduction to Computer Architecture Chapter 4 - 2

The Processor


Hyungmin Cho

Department of Computer Science and Engineering Sungkyunkwan University

CPU for R-type Instructions




CPU for Load/Store




Combining R-type and Load/Store

- What to write in the destination register?
 - R-type: ALU result
 - Load: Read data from Data Memory




Combining R-type and Load/Store

- One ALU is used for both...
 - R-type Arithmetic/Logic operations
 - Load/Store address calculation




ALU Control Bits


Opcode	ALUOp	Operation	Funct7	Funct3	ALU function	ALU control
lw	00	load word	XXXXXXX	XXX	add	0010
SW	00	store word	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
		sub	0100000	000	subtract	0110
		and	0000000	111	AND	0000
		or	0000000	110	OR	0001




Combining R-type and Load/Store



Load Execution Example



Branch Instructions (BEQ)




- If *rs1 == *rs2
 - * New PC = PC + immediate

- Immediate is a 13-bit signed value, with imm[0] is assumed to be zero.
 - Need to sign-extend


Branch Condition Test

Subtract and check if the result is zero



ALU has one extra output – result is equal to zero?


Branch Target (New PC) Calculation




1. Zero is set, and the mandrins beginning

0: zero is not set or instruction is something else..


CPU for Branch Instruction



BEQ Execution Example




CPU for R-type/Load/Store/Branch



TextBook 1st & 2nd edition Difference

The CPU datapath drawn in the 1st edition has an additional "shift left 1" after Imm Gen



There is no need for a shift logic after the immediate value is fully assembled and sign-extended to 32-bit data.

Control Signals

Instruction	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp[1]	ALUOp[0]
Arithmetic (R-format)	0	0	1	0	0	0	1	0
lw	1	1	1	1	0	0	0	0
SW	1	X	0	0	1	0	0	0
beq	0	X	0	0	0	1	0	1

Opcode

* Arithmetic: 0110011


* lw: 0000011

* sw: 0100011

* beq: 1100011

Need to build a combinational logic!

Implementation of Combinational Control Unit



■ Synthesis tool automatically optimizes RTL code → Combinational logic

AUIPC Instruction

AUIPC – Add Upper Immediate to PC

U format imm[31:12] rd opcode


LUI
AUIPC

■ Register *rd* = immediate + PC


Jump to Arbitrary Location


- BEQ relative branch offset range: 13-bit limitation (LSB is fixed to '0')
- JAL relative offset range: 21-bit limitation (LSB is fixed to '0')
- (LUI, AUIPC) + JALR : Jump to arbitrary 32bit (relative, absolute) range
 - ❖ LUI absolute address jump: Jump to 0x12345678
 - > lui x5, 0x12345
 - > jalr x1, 0x678(x5)
 - → AUIPC relative address jump: Jump to PC+0x12345678
 - > auipc x5, 0x12345
 - > jalr x1, 0x678(x5)
 - → AUIPC relative address jump: Jump to PC-0x12345678 (or, PC+0xEDCBA988)
 - > auipc x5, 0xEDCBB
 - \rightarrow Jalr x1, -0x678(x5)

Datapath for AUIPC




Combinational Logic Propagation Delay






Propagation Delay

Single-Cycle for Every Instruction?





LW Instruction


BEQ Instruction

Pipeline Performance

- Assume the time for each stages is
 - 100ps for register read or write
 - 200ps for other stages

Instruction type	Instruction fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Performance



Performance Issues

- Longest delay determines the clock period
 - Critical path: The datapath that takes the longest time
 - Critical path in the single-cycle processor: load instruction
 - ► Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary the clock period for different instructions
- We will improve performance using pipelining