

# Intel 386 Resumo das instruções

CENTRO DE CÁLCULO

GRUPO DE SISTEMAS DEDICADOS DEPARTAMENTO DE
ENGENHARIA DE
ELECTRÓNICA E
TELECOMUNICAÇÕES
E DE COMPUTADORES

SECÇÃO DE MICROPROCESSADORES

#### Data transfer

sintaxe		descrição	Flags	exemplo
MOTA dark area	0	13-4	ODITSZAPC	
MOV dst,src	8	dst = src		
reg,reg	16p			MOV EAX, ECX
reg,mem	32			MOV EBP,stack_top
mem,reg				MOV count[DI],CX
reg,imd				MOV CL, 2
mem,imd				MOV msk[BX],2CH
seg-reg,reg16				MOV ES,CX
seg-reg,mem16				MOV DS,seg_base
reg16,seg-reg				MOV BP,SS
mem,seg-reg				MOV [EBX]save,CS
MOVSX dst,src	8	low(dst) = low(src)		·
reg16, reg8		if (high_bit(src) == 0) high(dst) = 0		MOVSX CX, DL
	_			
reg32, reg8	32	else high(dst) = ~0		MOVSX EAX, AL
reg32, reg16				MOVSX EDX, DX
reg16, mem8				MOVSX AX, char
reg32, mem8				MOVSX EAX, byte ptr[ESI]
reg32, mem16				MOVSX ECX, word ptr[EDI]
MOVZX dst,src	8	low(dst) = low(src)		rioten zon, mene Fertere.
				MOLIET CH DI
reg16, reg8		high(dst) = 0		MOVZX CX, DL
reg32, reg8	32			MOVZX EAX, AL
reg32, reg16				MOVZX EDX, DX
reg16, mem8				MOVZX AX, char
reg32, mem8				MOVZX EAX, byte ptr[ESI]
reg32, mem16				MOVZX ECX, word ptr[EDI]
	1.6	ECD - ECD   2 ECD ECD   4		LOANY HOW, MOTO POTENT!
PUSH src	16p	ESP = ESP + 2 or $ESP = ESP + 4$		
Reg	32	SS:[ESP] = src		PUSH SI
Seg-reg				PUSH ES
Mem		(PUSH CS legal)		PUSH retcode[SI]
POP dst	16p	Dst = SS:[ESP];		
reg16	32	ESP = ESP + 2 or $ESP = ESP + 4$		POP DX
	34	ESP - ESP + Z OI ESP - ESP + 4		
seg-reg				POP DS
mem16		(POP CS ilegal)		POP parameter
PUSHA	16	temp = SP		
		PUSH AX,CX,DX,BX,temp,BP,SI,DI		PUSHA
POPA	16	POP DI,SI,BP		
FOFA	1 0	ADD ESP, 2		DODA
		,		POPA
		POP BX,DX,CX,AX		
PUSHAD	32	temp = ESP		
		PUSH EAX, ECX, EDX, EBX, temp, EBP, ESI, EDI		PUSHA
POPAD	32	POP EDI, ESI, EBP		
		ADD ESP,2		POPA
		POP EBX, EDX, ECX, EAX		FOFA
XCHG dst, src	8	temp = dst		
mem, reg	16p	dst = src		XCHG semaphore,AX
reg, reg	32	src = temp		XCHG AL,BL
IN acc, port	8	input byte, word or dword		
acc, imd8	16p	acc = [port]		IN AL,OFAH
		acc - [poic]		
acc, DX	32			IN AX,DX
OUT port, acc	8	output byte, word or dword		
imd8, acc	16p	[port] = acc		OUT 44,AX
DX, acc	32			OUT DX,AL
LEA dst, src	16p	Load Effective Address		
	32	dst = address(src)		LEA BX,[BP][DI]
reg, mem	+			חחיי הע' [חב ] [חד]
LDS dst,src	16p	Load pointer		
reg16,mem32	32	DS = [src + 2]; dst = [src]		LDS SI,32_point
reg32,mem48		DS = [src + 4]; dst = [src]		LDS ESI, 48_point
LES dst,src	16p	Load pointer		
reg16,mem32	32	ES = [src + 2]; dst = [src]		LES DI,[BX]buff
				LES EDI,[EBX]buff
reg32, mem48	1 -	ES = [src + 4]; dst = [src]		TEO EDI,[EBV]DULL
LFS dst,src	16p	Load pointer		_
reg16,mem32	32	FS = [src + 2]; dst = [src]		LFS BX,[BX]ptr
reg32,mem48		FS = [src + 4]; dst = [src]		LFS EBX,[EBX]ptr
LGS dst,src	16p	Load pointer		7 - 71 -
-	32	_		I.CS BY [BY]n+r
reg16, mem32	34	GS = [src + 2]; dst = [src]		LGS BX,[BX]ptr
reg32,mem48	<u> </u>	GS = [src + 4]; dst = [src]		LGS EBX,[EBX]ptr
LSS dst,src	16p	Load pointer		
reg16,mem32	32	SS = [src + 2]; dst = [src]		LSS SP,stack_save
reg32,mem48		SS = [src + 4]; dst = [src]		LSS ESP,stack_save
	ı		l .	,

## Flag Control

sintaxe	descrição	Flags ODITSZAPC	exemplo
LAHF	AH = EFLAGS & 0xFF 7 6 4 2 0 = S Z A P C		LAHF

SAHF	8	EFLAGS = AH & 0xD5	RRRRR	SAHF
		SZAPC = 76420		
PUSHF	16	SP = SP - 2		PUSHF
		SS:[ESP] = EFLAGS		
POPF	16	EFLAGS = SS:[ESP]	RRRRRRRR	POPF
		ESP = ESP + 2		
PUSHFD	32	ESP = ESP - 4		PUSHFD
		SS:[ESP] = EFLAGS		
POPFD	32	EFLAGS = SS:[ESP]	RRRRRRRR	POPFD
		ESP = ESP + 4		
CLC		CF = 0	0	CLC
CMC		CF = ~CF	X	CMC
STC		CF = 1	1	STC
CLD		DF = 0	-0	CLD
STD		DF = 1	-1	STD
CLI		IF = 0	0	CLI
STI		IF = 1 depois de executar a próxima	1	STI
		instrução		
CLTS		BIT(CR0, 3) = 0		CLTS

### Arithmetic

	sintaxe		descrição	Flags ODITSZAPC	exemplo
A DD	dst,src	8	Dst = dst + src	XXXXXX	
מעת	reg,reg	16p	Dat - dat   alc	2 22222	ADD DX,CX
	reg, mem	32			ADD DI,[BX].alfe
	_	34			
	mem,reg				ADD ct. 3
	reg,imd				ADD CL,2
	mem,imd				ADD alpha,2
ADC	dst,src	8	dst = dst + src + CF	XXXXXX	
	reg,reg	16p			ADC AX,SI
	reg,mem	32			ADC DX,beta[SI]
	mem,reg				ADC key[SI],DI
	reg,imd				ADC BX,256
	mem,imd				ADC gamma, 30H
INC	dst	8	dst=dst+1	XXXXXX	
	reg	16p			INC BL
	mem	32			INC alpha[DI]
AAA			Ajuste para ASCII após adição	UUUXUX	AAA
DAA		1	Ajuste para BCD após adição, no AL	XXXXXX	DAA
	dst,src	8	dst = dst - src	XXXXXX	2111
208	•	o 16p	usc - usc - sic		SUB BX,CX
	reg,reg	_			*
	reg, mem	32			SUB DX, math[SI]
	mem,reg				SUB [BP+2],CL
	reg,imd				SUB SI,5280
	mem,imd				SUB [BP]yes,1000
SBB	dst,src	ec	Subtracção com o borrow	XXXXXX	
	reg,reg		dst = dst - src - CF		SBB BX,CX
	reg,mem				SBB DI,[BX]pay
	mem,reg				SBB balance,AX
	reg,imd				SBB CL,1
	mem,imd				SBB count[SI],10
DEC	dst	8	dst = dst - 1	XXXXXX	
DEC	Reg	16p		11 111111111	DEC AL
	mem	32			DEC array[SI]
NEC	dst	34	dst = -dst	XXXXXXXXX	DEC array[S1]
NEG			ust = -ust	AAAAAAAA	NEC AT
	reg				NEG AL
	mem	_			NEG multiplier
CMP	dst,src	8	Flags modificadas de acordo com o	XXXXXX	
	reg,reg	16p	resultado da operação dst - src		CMP BX,CX
	reg,mem	32			CMP DH,alpha
	mem,reg				CMP [BP+2],SI
	reg,imd				CMP BL,02H
	mem,imd				CMP [BX]x,3420H
AAS			Ajuste ASCII após subtracção em AL	UUUXUX	AAS
DAS		1	Ajuste BCD após subtracção em AL	XXXXXX	DAS
MUL	src	8	Multiplicação de números sem sinal	XUUUUX	
1.01		16p	The state of the s		MUL BL
	mem8	32	AX = AL * byte		MUL month[SI]
	memo	22	1212 - 1211 Dy CC		LIOT WOITCII[DI]
	x0016				MIII CY
	reg16		DV: AV - AV +d		MUL CX
	mem16		DX:AX = AX * word		MUL baund_rate
	2.0				
	reg32				MUL BX
	mem32		EDX:EAX = EAX * dword		MUL dword ptr[ESI]

IMUL	8	Multiplicação de números com sinal	XUUUUX	
op1,[op2,[op3]]	16p	The state of the s	000011	IMUL CL
reg8	_	AL = AL * byte		IMUL rate_byte
mem8	52			21.02 20.02.27
		DX:AX = AX * word		IMUL BX
reg16				IMUL red[BP][DI]
mem16				11.02 100(21)[21]
		EDX:EAX = EAX * dword		IMUL EBX
reg32				IMUL dword ptr[ESI]
mem32				
		op1 = op1 * op2		IMUL ECX, 23
reg, reg				
reg, mem				
reg, imd				
-3,		op1 = op2 * op3		IMUL AL, CH, 7
reg, reg, imd				, ,
reg, mem, imd				
AAM		Ajuste para ASCII após multiplicação	UXXUXU	AAM
DIV src	8	Divisão de números sem sinal	טטטטטט	
reg8	16p	AL = AX / byte;		DIV CL
mem8	32	AH = AX % byte		DIV alpha
		_		_
reg16		AX = DX:AX / word;		DIV BX
mem16		DX = DX:AX % word		DIV table[SI]
reg32		EAX = EDX:EAX / dword;		DIV EBX
mem32		EDX = EDX:EAX % dword		DIV dword ptr[ESI]
IDIV src	8	Divisão de números com sinal	טעטטטע	
reg8	16p	AL = AX / byte;		IDIV BL
mem8		AH = AX % byte		IDIV div_byt[SI]
reg16		AX = DX:AX / word;		IDIV CX
mem16		DX = DX:AX % word		IDIV [BX]dado
reg32		EAX = EDX:EAX / dword;		IDIV EBX
mem32		EDX = EDX:EAX % dword		IDIV dword ptr[ESI]
AAD		Ajuste para ASCII antes da divisão	UXXUXU	AAD
CBW	8	Estende o sinal de AL para AX		CBW
		if (AL < 80h) AH = 0FFh;		
		else AH = 0;		
CWD	16	Estende o sinal de AX para DX		CWD
		if (AX < 8000h) DX = 0FFFFh;		
		else DX = 0;		
CDQ	32	Estende o sinal de EAX para EDX		CDQ
		if (EAX < 8000h) EDX = 0FFFFFFFh;		
		else EDX = 0;		
		•		

## Logic

				-
sintaxe		descrição	Flags ODITSZAPC	exemplo
SHLD dst, src, count	16p	temp = count & 1fh		MOV EAX, [ESI]
reg, reg, imd	32	<pre>value = concatenate(dest, src)</pre>		SHLD [ESI+4], EAX, 7
mem, reg, imd		value = value << temp		
reg, reg, CL		dst = value		
mem, reg, CL				
SHRD dst, src, count	16p	temp = count & 1fh		MOV EAX, [ESI]
reg, reg, imd	32	<pre>value = concatenate(src, dest)</pre>		SHLD [ESI+4], EAX, 7
mem, reg, imd		value = value >> temp		
reg, reg, CL		dst = value		
mem, reg, CL				
SAL/SHL dst,count	8		XX	
reg,CL	16p	CF CF O		SAL DI,CL
reg,imd5	32			SAL AX,5
mem,CL				SAL stor_cnt,CL
mem,imd5				SAL [BX]status,3
SHR dst, count	8		XX	
reg,CL	16p	0		SHR SI,CL
reg,imd5	32	/		SHR SI,1
mem,CL				SHR input,CL
mem,imd5	0			SHR by[SI][BX],1
SAR dst, count	8		XX	GAD DI GI
reg,CL	16p	CI CI		SAR DI,CL
reg,imd5	32			SAR DX,1
mem,CL				SAR n_blocks,CL SAR n_blocks,1
mem,imd5	8		XX	SAR II_DIOCKS,I
ROL dst,count reg,CL	8 16p		XX	ROL DI,CL
reg,ch reg,imd5	32	CF C		ROL BX,1
mem,CL	34			ROL alpha,CL
mem,imd5				ROL alpha, CL ROL byte[DI], 2
mem, mas				KOH DYCE[DI],Z

RCL dst,count	8		XX	
reg,CL	16p			RCL AL, CL
reg,imd5	32	CF CF		RCL CX,1
mem,CL				RCL [BP]parm,CL
mem,imd5				RCL alpha,4
ROR dst,count	8		XX	
reg,CL	16p			ROR BX,CL
reg,imd5	32	CI CI		ROR AL,1
mem,CL				ROR cmd word,CL
mem,imd5				ROR port_stat,1
,				
RCR dst,count	8		XX	
reg,CL	16p			RCR BL,CL
reg,imd5	32	CI CI		RCR BX.10
mem,CL				RCR array[DI],CL
mem,imd5				RCR dword ptr[ESI], 24
AND dst,src	8	dst = dst & src (and bit a bit)	0XXUX0	
req,req	16p			AND AL,BL
req,mem	32			AND CX,flag_word
mem,req	32			AND ascii[DI],AL
reg,imd				AND CX,0F0H
mem,imd				AND beta,03H
TEST dst,src	8	Flags modificadas de acordo com a	0XXUX0	AND Deca, USII
· ·	0 16p	operação dst & src (bit a bit)	0XXUXU	TEST SI,DI
reg,reg	32	operação dist & sic (bit a bit)		· ·
reg, mem	32			TEST SI,end_cnt
reg,imd				TEST BX,0CC4H
mem,imd				TEST retcode,01H
OR dstsrc	8	dst = dst   src (or bit a bit)	0XXUX0	
reg,reg	16p			OR AL, BL
reg,mem	32			OR DX,prtid[DI]
mem,reg				OR flag_byte,CL
reg,imd				OR CX,01H
mem,imd				OR [BX]car,OCFH
XOR dstsrc	8	dst = dst ^ src (xor bit a bit)	0XXUX0	
reg,reg	16p			XOR CX,BX
reg,mem	32			XOR CL, mask_byte
mem,reg				XOR alpha[SI],DX
reg,imd				XOR SI,00C2H
mem,imd				XOR retcode,0D2H
NOT dst	8	dst= ~dst (inverte bit a bit)		
reg	16p			NOT AX
mem	32			NOT charater

## String manipulation

sintaxe		descrição	Flags ODITSZAPC	exemplo
REP		CX = CX - 1; Repete operação de string enquanto CX <> 0		REP MOVS dst,src
REPE/REPZ		CX = CX - 1; Repete operação de string enquanto CX <> 0 && ZF == 1		REPE CMPS ok, key
REPNE/REPNZ		CX = CX - 1; Repete operação de string enquanto CX <> 0 && ZF == 0		REPNE CMPS up,ok
MOVS dst_s,src_s MOVSB MOVSW	_	Move strings Byte n = 1; word n = 2; dword n = 4 ES:[EDI] = DS:[ESI]		MOVS blk1, blk2
MOVSD REP MOVS		<pre>If (DF == 0) {ESI += n; EDI += n} Else {ESI -= n; EDI -= n}</pre>		REP MOVSB
CMPS dst,src CMPSB CMPSW CMPSD		Compara strings  Byte n = 1; word n = 2; dword n = 4  ES:[EDI] - DS:[ESI]  If (DF == 0) {ESI += n; EDI += n}	XXXXXX	CMPS blk1, blk2 REP CMPSB
REP CMPS SCAS dst-string SCASB SCASW SCASD REP SCAS	-	<pre>Else {ESI -= n; EDI -= n} Scan string Byte n = 1; word n = 2; dword n = 4 acc - ES:[EDI] if (DF == 0) EDI += n; else EDI -= n</pre>	XXXXXX	SCAS REPNE SCAS
LODS src-string LODSB LODSW LODSD REP LODS	16p	Load string byte n = 1; word n = 2; dword n = 4 acc = DS:[ESI] if (DF == 0) ESI += n; else ESI -= n		LODS tab

STOS dst-string	8	Store string	 STOS tab
STOSB	16p	byte $n = 1$ ; word $n = 2$ ; dword $n = 4$	
STOSW	32	ES:[EDI] = acc	
STOSD		if (DF == 0) EDI += n; else EDI -= n	REP STOS
REP STOS			
INS dst-string	8	Input string from I/O port	 INS tab
INSB	16p	byte $n = 1$ ; word $n = 2$ ; dword $n = 4$	
INSW	32	ES:[EDI] = port(DX)	
INSD		if (DF == 0) EDI += n; else EDI -= n	REP INSB
REP INS			
OUTS dst-string	8	Output string to I/O port	 OUTS tab
OUTSB	16p	byte $n = 1$ ; word $n = 2$ ; dword $n = 4$	
OUTSW	32	port(DX) = ES:[EDI]	
OUTSD		if (DF == 0) EDI += n; else EDI -= n	REP OUTSB
REP OUTS			
XLAT scr-table	8	AL = ES:[EBX+AL]	 XLAT ascii_tab

## Bit manipulation

sintaxe		descrição	Flags ODITSZAPC	exemplo
BSF dst, src	8	Scan bit forward	UUXUUU	
reg, reg	16p	for(i = 0; bit(src, i) == 0; i++);		
reg, mem	32	dst = i;		
BSR dst, src	8	Scan bit reverse	UUXUUU	
reg, reg		for(i = 15(31); bit(src,i)==0; i);		
reg, mem	32	dst = i;		
BT dst, index	8	Test bit	UUUUUX	
reg, imd	16p	<pre>CF = bit(dst, index)</pre>		
mem, imd	32			
reg, reg				
mem, reg				
BTC dst, index		Test bit and complement	UUUUUX	
reg, imd	16p	<pre>CF = bit(dst, index)</pre>		
mem, imd	32	$bit(dst, index) = \sim bit(dst, index)$		
reg, reg				
mem, reg				
BTR dst, index		Test bit and reset	UUUUUX	
reg, imd	_	<pre>CF = bit(dst, index)</pre>		
mem, imd	32	bit(dst, index) = 0		
reg, reg				
mem, reg				
BTS dst, index	8	Test bit and set	UUUUUX	
reg, imd	16p	<pre>CF = bit(dst, index)</pre>		
mem, imd	32	<pre>bit(dst, index) = 1</pre>		
reg, reg				
mem, reg				

### **Control transfer**

sintaxe	descrição	Flags	exemplo
		ODITSZAPC	
CALL target			
near-proc	<pre>PUSH(EIP); EIP = near-proc</pre>		CALL NEAR_PROC
far-proc	<pre>PUSH(CS); PUSH(EIP); CS:EIP=far-proc</pre>		CALL FAR_PROC
reg32	PUSH(EIP); EIP = reg32		CALL AX
mem32	<pre>PUSH(EIP); EIP = [mem]</pre>		CALL WORD PTR
mem48	PUSH(CS); PUSH(EIP); CS:EIP =		CALL DWORD PTR
	<pre>selector:dword ptr[mem]</pre>		
JMP target	Jump incondicional		
short-label	<pre>EIP += deslocamento (8 bits)</pre>		JMP short
near-label	<pre>EIP = deslocamento (32 bits)</pre>		JMP within_seg
far-label	CS:EIP = far-label		JMP far_label
reg32	EIP = reg32		JMP CX
mem32	<pre>EIP = [mem]</pre>		JMP [BX]target
mem48	<pre>CS:EIP = selector:dword ptr[mem]</pre>		JMP new.seg[SI]
RET count (16 bit)			
near,no pop	POP(EIP)		RET
near,pop	POP(EIP); ESP = ESP + count		RET 4
far,no pop	POP(EIP); POP(CS)		RET
far,pop	POP(EIP); POP(CS); ESP = ESP + count		RET 2

			1	1
ENTER		nesting = nesting & 1fh		
locals, nesting		push(EBP)		
imd16, imd8		temp = ESP		
		if (nesting > 0) {		
		nesting;		
		for (nesting;		
		nesting > 0; nesting) {		
		EBP = EBP - 4		
		<pre>push(SS:[EBP])</pre>		
		}		
		push (temp)		
		FDD + come		
		EBP = temp ESP = ESP - locals		
LEAVE	-	MOV ESP, EBP		
LEAVE		POP EBP		
JG/JNLE disp	8	Jump if greater / not less nor equal		JG greater
disp8		if (CF == OF && ZF == 0) EIP += disp		Joe greater
disp32		(operandos com sinal)		
JGE/JNL disp	8	Jump if greater or equal / not less		JGE great equal
disp8		if (CF == OF) EIP += disp		Jour great_equar
disp32		(operandos com sinal)		
JL/JNGE disp	8	Jump if less / not greater nor equal		JL less
disp8		if (CF != OF) EIP += disp		OH TODS
disp32		(operandos com sinal)		
JLE/JNG disp	8	Jump if less or equal / not greater		JLE not_above
disp8		if (CF != OF    ZF == 1) EIP += disp		III 1100_above
disp32		(operandos com sinal)		
JA/JNBE disp	8	Jump if above / not below nor equal		JA above
disp8		if (CF == 0 && ZF == 0) EIP += disp		
disp32		(operandos sem sinal)		
JAE/JNB disp	8	Jump if above or equal / not below		JAE above_equal
disp8		if (CF == 0) EIP += disp		one above_equal
disp32		(operandos sem sinal)		
JB/JNAE disp	8	Jump if below / not above nor equal		JB below
disp8		if (CF == 1) EIP += disp		
disp32		(operandos sem sinal)		
JBE/JNA disp	8	Jump if below or equal / not above		JNA not_above
disp8		if (CF == 1    ZF == 1) EIP += disp		_
disp32		(operandos sem sinal)		
JP/JPE disp	8	Jump if parity / parity even		JPE even parity
disp8		if (PF == 1) EIP += disp		
disp32		_		
JNP/JPO disp	8	Jump if not parity / parity odd		JPO odd_parity
disp8		if (PF == 0) EIP += disp		
disp32				
JO disp	8	Jump if overflow		JO overflow
disp8		if (OF == 1) EIP += disp		
disp32				
JNO disp	8	Jump if not overflow		JNO no_overflow
disp8		if (OF == 0) EIP += disp		
disp32	1	- 'C '		170
JS disp	8	Jump if sign		JS negative
disp8		if (SF == 1) EIP += disp		
disp32	1	T 15 1 1		Tara di d
JNS disp	8	Jump if not sign		JNS positive
disp8		if (SF == 0) EIP += disp		
disp32		T		77
JE/JZ disp	8	Jump if equal / zero		JZ zero
disp8		if (ZF == 1) EIP += disp		
disp32	0	Tump if not occurs / mat		THE not area?
JNE/JNZ disp disp8	8	Jump if not equal / not zero if (ZF == 0) EIP += disp		JNE not_equal
disp8 disp32		TI (Ar == U) EIP += GISP		
JC disp	8	Jump if carry		JC carry_set
disp8		if (CF == 1) EIP += disp		OC CALLY_SEC
disp32		11 (OI I) HIE 1- GIBP		
JNC disp	8	Jump if not carry		JNC not_carry
disp8	1	if (CF == 0) EIP += disp		
disp32		•		
JCXZ disp	8	Jump if CX is zero		JCXZ count_done
disp8		if (CX == 0) EIP += disp		<u> </u>
JECXZ disp	8	Jump if ECX is zero		JCXZ count_done
disp8		if (ECX == 0) EIP += disp		
LOOP disp8	8	CX = CX - 1;		LOOP again
	1	if (CX != 0) EIP += disp		
LOOPE/LOOPZ disp	8	CX = CX - 1;		LOOPE again
disp8	1	if (CX != 0 && ZF == 1) EIP += disp		

LOOPNE/LOOPNZ disp	8	CX = CX - 1;	 LOOPNE again
disp8		If (CX != 0 && ZF == 0) EIP += disp	

## **Interrupt instructions**

sintaxe		descrição	Flags ODITSZAPC	exemplo			
<pre>INT interrupt-type   type == 3   type != 3</pre>		<pre>PUSH(EFLAGS);PUSH(CS);PUSH(EIP); TF = 0; if (IDT[vector].TYPE == INT_GATE)IF=0 CS:EIP = destination(IDT[vector])</pre>	00	INT 3 INT 67			
INTO		if (OF == 1) INT 4	00	INTO			
BOUND dst, src reg16, mem32 reg32, mem64	16p 32	<pre>if (reg16 &lt; word ptr [mem]        reg16 &gt; word ptr [mem + 2])     INT 5 if (reg32 &lt; dword ptr [mem]        reg32 &gt; dword ptr [mem + 4])     INT 5</pre>		VC_LIM: DD 1, 20 VC DD 20 DUP(?)  MOV EAX, [EBP-6] BOUND EAX, VC_LIM			
IRET		<pre>Return interrupt if (NT == 1)     TASK_RETURN(TSS, back_link) else     POP(EIP); POP(CS); POP(EFLAGS)</pre>	RRRRRRRR	IRET			

## **Conditional byte set**

sintaxe		descrição	Flags ODITSZAPC	exemplo
SETG/SETNLE dst	8	Set byte greater / not less or equal		SETG AL
reg8		dst = (CF == OF && ZF == 0)		
mem8		(operandos com sinal)		
SETGE/SETNL dst	8	Set byte greater or equal / not less		SETGE AL
reg8		dst = (CF == OF)		
mem8		(operandos com sinal)		
SETL/SETNGE dst	8	Set byte less / not greater nor equal		SETL AL
reg8		dst = (CF != OF)		
mem8		(operandos com sinal)		
SETLE/SETNG dst	8	Set byte less or equal / not greater		SETLE AL
reg8		dst = (CF != OF    ZF == 1)		
mem8		(operandos com sinal)		
SETA/SETNBE dst	8	Set byte above / not below nor equal		SETA AL
reg8		dst = (CF == 0 && ZF == 0)		
mem8		(operandos sem sinal)		
SETAE/SETNB dst	8	Set byte above or equal / not below		SETAE AL
reg8		dst = (CF == 0)		
mem8		(operandos sem sinal)		
SETB/SETNAE dst	8	Set byte below / not above nor equal		SETB AL
reg8		dst = (CF == 1)		
mem8		(operandos sem sinal)		
SETBE/SETNA dst	8	Set byte below or equal / not above		SETBE AL
reg8		if (CF == 1   ZF == 1)		
mem8		(operandos sem sinal)		
SETP/SETPE dst	8	Set byte on parity / parity even		SETP AL
reg8		if (PF == 1)		
mem8				
SETNP/SETPO dst	8	Set byte on not parity / parity odd		SETNP AL
reg8		if (PF == 0)		
mem8				
SETO dst	8	Set byte on overflow		SETO AL
reg8		dst = (OF == 1)		
mem8		(01 1)		
SETNO dst	8	Set byte on not overflow		SETNO AL
reg8	Ĭ,	dst = (OF == 0)		BHING 711
mem8		abe (or o)		
SETS dst	8	Set byte on sign		SETS AL
reg8		dst = (SF == 1)		
mem8				
SETNS dst	8	Set byte on not sign		SETNS AL
reg8		dst = (SF == 0)		
mem8				
SETE/SETZ dst	8	Set byte on equal / zero		SETE AL
reg8		dst = (ZF == 1)		2211 111
mem8		(21 1)		
SETNE/SETNZ dst	8	Set byte on not equal / not zero		SETNE AL
reg8		dst = (ZF == 0)		
mem8		, ,		
				<u> </u>

SETC dst	8	Set byte on carry	 SETC AL
reg8		dst = (CF == 1)	
mem8			
SETNC dst	8	Set byte on not carry	 SETNC AL
reg8		dst = (CF == 0)	
mem8			

### **Processor control**

sintaxe	descrição	Flags ODITSZAPC	exemplo
HLT	Halt		HLT
WAIT	Espera a activação do sinal do TEST#		TIAW
NOP	Nao executa operacao		NOP
MOV dst, src CR, reg32 reg32, CR DR, reg32 reg32, DR TR, reg32 reg32, TR	Move especial		MOV CR0, EAX MOV EAX, CR1
ESC opcode,src imd,mem imd,reg	Para o co-processador Data_bus = src		ESC 6,array[SI] ESC 20,AL
LOCK	Activa o sinal LOCK durante a execução da proxima instrução		LOCK XCHG flg, AL

#### **Protection control**

sintaxe		descrição	Flags ODITSZAPC	exemplo
ARPL dst. src reg16, reg16 mem16, reg16	16	Adjust RPL Field of Selector If (dst.RPL < src.RPL) dst.RPL = src.RPL ZF = 1 Else ZF = 0	x	MOV EAX,[EBP+12] ARPL EAX,[EBP+2] JNZ bad_param
LAR dst, selector reg16, reg16 reg16, mem16 reg32, reg16 reg32, mem16	16p 32	Load Access Rights  If (check_access(selector))  dst =  descriptor(selector).access_rigths  & 00F?FF00h  ZF = 1  Else  ZF = 0	X	
LGDT op mem48		Load GDT register GDTR.limit = [op] GDTR.base = [op + 2]		LGDT init_table
LIDT op mem48		Load IDT register IDTR.limit = [op] IDTR.base = [op + 2]		IGDT int_table
LLDT op reg16 mem16	16	Load LDT register LDTR = op		LLDT task_b,ldtr
LMSW op reg16 mem16	16	Load machine status word CRO = (CRO & FFFF0000h)   op		LMSW init_state
LSL dst, selector reg32, reg16 reg32, mem16	16p 32	Load segment limit if (access_ok(selector))    dst = descriptor(select).limit    ZF = 1 else    ZF = 0	X	LSL EAX, [BP + 2]
TTR selector reg16 mem16	16	Load task register TR = selector		LTR AX
GGDT dest mem48		Store GDT register [dst] = GDTR.limit [dst + 2] = GDTR.base		SGDT [300h]
SIDT dest mem48		Store IDT register [dst] = IDTR.limit [dst + 2] = IDTR.base		IGDT int_tab
SLDT dst reg16 mem16	16	Store LDT register dst = LDTR		SLDT DX
SMSW op Reg16 Mem16	16	Store machine status word dst = MSW low16(CR0)		SMSW [DI]

STR dst reg16 mem16	16	Store task register dst = TR		STR CX
VERR selector reg16 mem16	16	<pre>Verify read access if (accessible(selector) &amp;&amp;     read_access(selector))     ZF = 1 else     ZF = 0</pre>	X	VERR word ptr [EBP+8] JZ continue STC LEAVE RETF
VERW selector reg16 mem16	16	<pre>Verify write access if (accessible(selector) &amp;&amp;     write_access(selector))     ZF = 1 else     ZF = 0</pre>	X	VERW word ptr [EBP+8] JZ continue STC LEAVE RETF

mem	conteúdo de memória 8, 16 ou 32 bits							
reg	conteúdo de registo 8, 16 ou 32 bits							
acc	AL, AX ou EAX							
mem16	conteúdo de memória a 16 bits							
reg16	conteúdo de registo a 16 bits							
seg-reg	registo de selector							
mem32	conteúdo de memória a 32 bits							
imd8	valor imediato a 8 bits							
imd16	valor imediato a 16 bits							
short-label	label a uma distância de +127 a -128 da posição corrente							
near-label	label dentro do segmento corrente							
far-label	label fora do segmento corrente							
near-proc	procedimento dentro do segmento corrente							
far-proc	procedimento fora do segmento corrente							
disp8	deslocamento a 8 bit							
disp32	deslocamento a 32 bit							

-	não alterada
0	posta a zero
1	posta a um
х	afetada de acordo com o resultado
u	indefinida
R	retoma valor salvo

## Formato do registo EFlags

							VM	RF	0	NT	IO	PL	OF	DF	IF	TF	SF	ZF	0	AF	0	PF	1	CF
3							17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1																								