


存 储 模 块

Version:v1.0


2018.12.14

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, January 22, 2019	Sheet 1 of 12




产品110mmX90mmX10mmx5MM

PCB板计划采用M5的固定螺钉。数量6个



板卡背面俯视图

Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		<RevCode>
Date:	Tuesday, January 22, 2019	Sheet	2 of 12




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Tuesday, January 22, 2019		Sheet 3 of 12

FPGA上电时序

P12V->VCCINT& VCCBRAM (P1V0) 4A(1)
P12V->VCCINT& VCCBRAM (P1V0) 4A(1)
P12V->P5V 4A(1)
P5V->MGTAVCC(1V05)3A(2)
P5V->MGTAVTT(1V2)3A(2)
P5V->P1V8&MGTAUX(1V8)3A(2)
P12V->P3V3 &VCCIO& 4A(3) P1V8 TO EN
P3V3->P1V5 4A(4)
P1V5->DDR3VTT&DDR3VREF(5)

FPGA-MGTX上电时序

VCCINT(1V)&MGTAVCC(1.05V)->MGTAVTT(1.2V)








Figure 10 shows the DDR3 pin connections for the MT41K512M16. The diagram is divided into two sections, (a) and (b), each showing a different pinout configuration. Section (a) shows the pin connections for the MT41K512M16, while section (b) shows the pin connections for the MT41K512M16. The diagrams include the DDR3 pinout, the MT41K512M16 pinout, and the pin connections for the MT41K512M16. The diagrams are labeled with the pin numbers and the pin names. The diagrams are labeled with the pin numbers and the pin names. The diagrams are labeled with the pin numbers and the pin names.





Title			
VPX_STORAGE_ARRAY			
Size C	Document Number <Doc>		Rev V1.0
Date:	Tuesday, January 22, 2019	Sheet	7 of 12

Code






Code





Title <Title>			
Size C	Document Number <Doc>		Rev <Rev Code>
Date:	Tuesday, January 22, 2019	Sheet 10 of 12	





Title <Title>			
Size C	Document Number <Doc>		Rev <Rev Code>
Date:	Tuesday, January 22, 2019	Sheet	12 of 12