# A Hybrid Operating System Design Approach using Hardware Acceleration

# Insop Song Ericsson

Real Time Linux Workshop 2012 UNC Chapel Hill, NC



#### Hardware OS

- less overhead
- more deterministic

#### Hardware OS

- less overhead
- more deterministic

Why Hardware OS NOT seen much?


#### Hardware OS

- less overhead
- more deterministic


Why Hardware OS NOT seen much?

**Hybrid OS** 

**Process scheduling** 




**Process scheduling** 



Time management






Time management




**Event management** 

- CPU bound
- Process intensive
- Real h/w concurrency

- CPU bound
- Process intensive
- Real h/w concurrency



- CPU bound
- Process intensive
- Real h/w concurrency





- CPU bound
- Process intensive
- Real h/w concurrency



GPU



- CPU bound
- Process intensive
- Real h/w concurrency



GPU

DSP

Video processing

- CPU bound
- Process intensive
- Real h/w concurrency

Math coprocessors

GPU



DSP

Video processing

- CPU bound
- Process intensive
- Real h/w concurrency





**GPU** 



Video processing



- CPU bound
- Process intensive
- Real h/w concurrency

Encryption



**GPU** 

DSP

Video processing

FPGA Custom IP REGEX accelerator

#### What is Hardware OS?

- Implement Process/Timer/Event handling in H/W
- Not a new idea
  - papers can be found from 90s
- Reduce scheduling overhead
- Improve determinism

#### What is Hardware OS?

- Implement task/event/timer handling in H/W
- Not a new idea
  - papers can be found from 90s
- Reduce scheduling overhead
- Improve determinism




#### What is Hardware OS?

- Implement task/event/timer handling in H/W
- Not a new idea
  - papers can be found from 90s
- Reduce scheduling overhead
- Improve determinism

- Process handling
  - Timer handling
- Event handling



#### H/W blocks inside Hardware OS



- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)

- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)

- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)

- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)

- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)


- Silicon TRON
- F-Timer
- Cooling's scheduler co-processor board
- FASTCHART/RTM (real time unit)
- A. Morton's scheduler coprocessor
- Sierra OS (FPGA IP)


#### Great! H/W OS is available?

- Not quite
- Before we discuss why not
  - Let's talk briefly Linux and Open source software


- Why not h/w OS is available?
  - Need software OS change
  - OS scheduler is quite complex and changing







hrtimer




# Hybrid approach

- Instead of trying to implement full/semi-full scheduler in h/w
  - Only implement a priority queue in h/w
  - Scheduler use h/w queue instead of RB-tree


# Hybrid approach

- Implement priority queue in h/w
- Scheduler use h/w queue instead of RB-tree



# Hybrid approach

- Implement priority queue in h/w
- Scheduler use h/w queue instead of RB-tree



# H/W Priority Queue

- Requirements:
  - Enqueue/dequeue in one cycle
  - Maintain FIFO order

- Example application of h/w priority queue
  - Network switch/router traffic management
    - for maintaining QoS during congestion

# Types of h/w priority queues

- N: number entry
- P: number priorities


# Types of h/w priority queues

- N: number entry
- P: number priorities
- Binary tree of comparators
- Priority encoder with multiple queues
- Tagged up/down sorter
  - Scales well with large N and P


# Types of h/w priority queues

- N: number entry
- P: number priorities
- Binary tree of comparators
- Priority encoder with multiple queues
- Tagged up/down sorter
  - Scales well with large N and P


## Tagged Up/Down H/W Sorter




• FPGA





- FPGA
- Soft-core processor



- FPGA
- Soft-core processor










#### Experimental setup


- FPGA (Field Programmable Gate Array)
  - Xilinx Virtex5
- Soft-core CPU
  - Microblaze
- ML505 evaluation board
















## Scheduler change, sched\_fair.c

```
/*
 * modified __enqueue_entity() to use Tagged Sorter
 * instead of rb-tree
 */
static void __enqueue_entity(struct cfs_rq *cfs_rq, struct sched_entity *se)
{
 struct rb_node **link = &cfs_rq->tasks_timeline.rb_node;
 struct rb_node *parent = NULL;
 struct sched_entity *entry;

s64 key = entity_key(cfs_rq, se);
 __enqueue_tagged_sorter(key, se); // enqueue to Tagged Sorter
}
```


## Scheduler change, sched\_fair.c

```
* modified __enqueue_entity() to use Tagged Sorter
* instead of rb-tree
static void __enqueue_entity(struct cfs_rq *cfs_rq, struct sched_entity *se)
 struct rb_node **link = &cfs_rq->tasks_timeline.rb_node;
 struct rb node *parent = NULL;
 struct sched entity *entry;
 s64 key = entity_key(cfs_rq, se);
   _enqueue_tagged_sorter(key, se); // enqueue to Tagged Sorter
                          Calling h/w
                         priority queue
```


#### H/W interface

```
/*
* enqueue entity to Tagged Sorter (HyOS)
static void <u>enqueue tagged sorter</u>(unsigned int key, unsigned int data)
 if (init == 0) {
  hyos = (char*)ioremap(XPAR_HYOS_PLB_0_BASEADDR, 0x10000);
  init = 1;
 if (hyos != NULL) {
  iowrite32(key,hyos+4*4); // key
  iowrite32(data,hyos+5*4); // val
  iowrite32(0xfffffff,hyos); // enqueue trigger
  iowrite32(0x0,hyos);
```


Enqueue time for no load



Enqueue time for 4 yes




Enqueue time for 4 yes



• Enqueue time for 4 yes

S/W queue increased & more jitters



#### Conclusion

- H/W OS and H/W accelerator can
  - Improve performance
  - Reduce overhead
- Hybrid approach
  - Instead of implement full scheduler
  - Off-load a commonly used s/w component to h/w

 Could look for more s/w components could be offloaded

# Thank you! Questions?