PRANJAL ARYA

Ward5/a, Plot no-397,
Adipur (Kutch)
Zip : 370205

DOB:19-Apr-1999
Mob:+91-7874949772
E-mail:pranjal99arya@gmail.com
Languages known: English, Hindi, Gujarati

Career Objective

To build upon and enhance my professional skills in a reputed and dynamic organization that can utilize my skills best and provide me the opportunity to evolve in a professional manner.

Academic Credentials

Course	**Year of passing**	**Board/ Institute**	**Score**
B.Tech (Major, Electronics & Communication)	May/2020	Nirma University	8.13 PPI (till 6^{th} semester)
B.Tech (Minor, Computer Engineering)	May/2020	Nirma University	8.33 PPI (till 6^{th} semester)
XII^{th}	March/ 2016	GSHSEB	88.9%
X^{th}	March/2014	GSHSEB	89.7%

Technical Skills

Programming Languages	C, C++, Shell Scripting, Verilog
Tools and Technologies	Arduino, 8086, ARM7, Quartus, Cadence Virtuoso, STA, Digital System Design
Operating System	Ubuntu, CentOS

Internship

- Oil and Natural Gas Corporation, Ahmedabad Asset
  - Training period : May 20, 2019 - July 10, 2019
  - During the summer training, I got exposure to the various operation performed by Infocom department in field of wireless communication & SCADA.

Projects (Minor – Computer Engineering)

- **Hangman game** (Nov. 2019 – present)
  - *Language: Python*
  - Developing the game with two player support in Python3 environment.
- **Tour operator management system** (Sep. 2017 – Oct. 2017)
  - *Language: C++*
  - Developed tour operator management system where the tour operator can manage the tours, for existing or new customers & can book ticket.
- **Tic-Tac-Toe game** (Sep. 2016)
  - *Language: C*
  - Developed the game where two players can play the game and result get stored in file.

Projects (Minor – Electronics & Communication Engineering)

- **Design and simulation of SRAM memory cell using in Cadence tool** (July 2019 – present)
  - *Language/Software/Hardware: Cadence Virtuoso*
  - Designing the SRAM memory cell at 180nm technology & will generate GDS file from designed schematic on 180nm node using Cadence Virtuoso tool.
- **Johnson counter using Verilog** (July 2019 – present)
  - *Language/Software/Hardware: Verilog*
- **Ring oscillator circuit design using Cadence tool at 180nm technology** (Apr. 2019)
  - *Language/Software/Hardware: Microwind*
- **Smart server power supply monitoring & indicator system** (Jan. 2019 – May 2019)
  - *Language/Software/Hardware: ESP32, Power module, RTC, C++*
  - Developed power supply monitoring and indicator system. The system detects a power failure and generates a real-time log file.
- **Digital IC tester with MATLAB GUI** (June 2018 – Dec. 2018)
  - *Language/Software/Hardware: Arduino, MATLAB, Python*

- Developed an IC tester which detects IC number automatically & finds any fault in its leg. The circuit was interfaced was via Arduino with MATLAB GUI.

- **Bluetooth controlled Arduino based car** (March 2017 – April 2017)
  - *Language/Software/Hardware: Arduino, L298 motor driving module, HC-05 Bluetooth module*
  - The Bluetooth connectivity was established via the HC-06 module & third party android app residing in mobile.

Achievement

- Won **1st** prize in Verilog competition in National level Techno-cultural symposium NU-TECH'19 organized.
- Achieved **1st** rank in Gujarat at Vedic Mathematics Competition organized by Vidhyabharti Group of Schools.

Beyond Curriculum

- Participated in Back end VLSI Design workshop-2019, Nirma University.
- Participated in the workshop of Testing and Verification of VLSI Design-2018, Nirma University.

Positions Of Responsibility

- Executive Committee Member, IFEST'17, Nirma University for the year 2017-18.
- Technical Head, ISTE Students' Chapter, Nirma University for the year 2018-19.

Web Links

- Github – https://github.com/pvarya
- LinkedIn – https://in.linkedin.com/in/pranjalarya

Hobbies

- Swimming