



PRANJAL ARYA

Ward5/a, Plot no-397,
Adipur (Kutch)
Zip : 370205

DOB:19-Apr-1999

Mob:+91-7874949772

E-mail:pranjal99arya@gmail.com

Languages known: English, Hindi, Gujarati

Career Objective

To build upon and enhance my professional skills in an organization that can utilize my skills best and provide me the opportunity to evolve in a professional manner.

Academic Credentials

Course	Year of passing	Board/ Institute	Score
B.Tech (Major, Electronics & Communication)	May/2020	Nirma University	8.13 PPI (till 6 th semester)
B.Tech (Minor, Computer Engineering)	May/2020	Nirma University	8.33 PPI (till 6 th semester)
XII th	March/ 2016	GSHSEB	88.9%
X th	March/2014	GSHSEB	89.7%

Technical Skills

Tools and technologies	DBMS, Data Structure, Arduino, Quartus, Digital system design, 8051, 8086, Keil μ Vision, Microwind, Cadence Virtuoso, STA
Programming language	C, C++, Python, Shell scripting, Verilog
Operating System	Windows 7/8/10, Linux

Internship

- **Oil and Natural Gas Corporation, Ahmedabad Asset** (June 2019)
 - During the summer training, I got exposure to the various operation performed by Infocom department, technology division.

Projects (Minor – Computer Engineering)

- **Hangman game**
 - *Language: Python*
 - Developing the game with two player support in Python3 environment.
- **Tour operator management system**
 - *Language: C++*
 - Developed tour operator management system where the tour operator can manage the tours, for existing or new customers & can book ticket.
- **Tic-Tac-Toe game**
 - *Language: C*
 - Developed the game where two players can play the game and result get stored in file.

Projects (Major – Electronics & Communication Engineering)

- **Design and simulation of SRAM memory cell using Cadence Virtuoso**
 - *Software: Cadence Virtuoso*
 - Designing the SRAM memory cell & will generate GDS file from designed schematic on 180nm node using Cadence Virtuoso tool.
- **RISC processor implementation on FPGA**
 - *Hardware/Language: Verilog, Altera FPGA*
 - Designing a RISC microprocessor and implementing on Altera FPGA.
- **Smart server power supply monitoring & indicator system**
 - *Hardware/Language: Arduino, acs712 current sensor, RTC, LCD module, C*
 - Developed power supply monitoring and indicator system, which detects a power failure and displays on LCD.
- **Digital IC tester with MATLAB GUI**
 - *Hardware/Software: Arduino, MATLAB*
 - Developed an IC tester which detects any fault in its leg. The circuit was interfaced was via Arduino with MATLAB GUI.

- **Ring oscillator circuit design using Microwind at 180nm technology**
 - *Software: Microwind*
- **Bluetooth controlled Arduino based car**
 - *Hardware/ Software: Arduino, L298 motor driving module, HC-05 Bluetooth module*
 - Developed a driving car via mobile control using third party app.

Achievement

- Won **1st** prize in Verilog competition in National level Techno-cultural symposium NU-TECH'19.

Beyond Curriculum

- Participated in *Back end VLSI Design workshop*, Nirma University.
5 April – 6 April, 2019
- Participated in the workshop of *Testing and Verification of VLSI Design-2018*, Nirma University.
2 Oct. – 3 Oct. 2018

Positions Of Responsibility

- Executive Committee Member, IFEST'17, Nirma University for the year 2017-18.
- Technical Head, ISTE Students' Chapter, Nirma University for the year 2018-19.

Web Links

- Github – <https://github.com/pvarya>
- LinkedIn – <https://in.linkedin.com/in/pranjalarya>

Hobbies

- Swimming
- Meditation