



PRANJAL ARYA

Ward 5/a, Plot no-397,
Adipur (Kutch)
Zip : 370205
Github: <https://github.com/pvarya>

DOB:19-Apr-1999

Mob:+91-7874949772

E-mail:pranjal99arya@gmail.com

Languages known: English, Hindi, Gujarati

LinkedIn: <https://in.linkedin.com/in/pranjalarya>

Career Objective

To build upon and enhance my professional skills in a reputed and dynamic organization that can utilize my skills best and provide me the opportunity to evolve in a professional manner.

Academic Credentials

Course	Year of passing	Board/ Institute	Score
B.Tech (Major, Electronics & Communication)	June-2020	Nirma University	8.12 PPI (till 7 th semester)
B.Tech (Minor, Computer Engineering)	June-2020	Nirma University	8.26 PPI (till 7 th semester)
XII th	May-2016	GSHSEB	88.9%
X th	May-2014	GSHSEB	89.7%

Technical Skills

Programming Languages	C, C++, OOPs, Python, Shell, TCL, Verilog, SystemVerilog
Tools and Technologies	Linux kernel, GNU debugger, Yocto Build System, JIRA, Git, Altera Quartus, FPGA
Operating System	FreeRTOS, CentOS

Internship

- Cypress Semiconductor Corporation, Bengaluru (Jan. 2020 – Present)
 - *Developing drivers for ARM Cortex-M33 based MCU & testing on FPGA kit.*
 - *Involved in development of UART, I2C, SPI, SD, SDIO, eMMC, Serial memory interface, RTC, DMA, Watchdog timer, PWM & GPIO drivers.*

Projects

- 16-bit RISC processor implementation on FPGA
 - *Software/Hardware: Verilog, Altera FPGA Board, Altera Quartus, ModelSim*
- Automatic information extractor from document
 - *Language: Python*
- Smart power supply monitoring & indicator system
 - *Language/Hardware: ESP32, Power module, RTC, C++*
- Design & simulation of SRAM memory cell in Cadence tool at 180nm
 - *Software: Cadence Virtuoso*
- Digital IC tester with MATLAB GUI
 - *Language/Software: Arduino, MATLAB*
- Bluetooth controlled Arduino based car
 - *Software/Hardware: Arduino, L298 motor driving module, HC-05 Bluetooth module*

Achievement

- Won **1st** prize in Verilog competition in National level Techno-cultural symposium NU-TECH'19 organized.
- Achieved **1st** rank in Gujarat at Vedic Mathematics Competition organized by Vidhyabharti Group of Schools.

Beyond Curriculum

- Participated in Back end VLSI Design workshop-2019, Nirma University.

Positions Of Responsibility

- Technical Head, ISTE Students' Chapter, Nirma University for the year 2018-19.
- Executive Committee Member, IFEST'17, Nirma University for the year 2017-18.