AUTUMN MID-SEMESTER EXAMINATION-2022-23

School of Electronics Engineering
Kalinga Institute of Industrial Technology
Deemed to be University

3rd Semester

Subject: Digital Electronics (EC 2011) (Regular)

Full Man

Time: 1.5 hours

The figures in the right-hand side indicate full marks.

All parts of a question should be answered at one place only.

				Marks
		Question	CO	Mains
Question	Section-A		Mapping	
No		TALL STATES		[1x5]
Q1.	SAT	Perform binary subtraction using 2's complement method: -14-(-6)	CO1	
Ъ		Show that: PQ'+PR+QR'=P+QR'; where P, Q, and R are Boolean variable.	CO1	
C)	Design Half-subtractor using 2-input NAND gates only.	CO2	
d	\$	Design full-adder using two half-adders.	CO2	
e		Perform BCD operation : (i) 858-749 (ii) 00011001 + 00010100	CO1	
1974.	Section-B		7	
	Reduce the express	ion $f(A,B,C,D)=\sum(1,5,6,12,13,14)+d(2,4)$ using K-nt the real minimal expression using NAND gate	CO1	[5]
La varieta		Or		
K		fon $f(W,X,Y,Z)=\sum(0,1,2,9,11,15)+d(8,10,14)$ using nent the real minimal expression using NOR gate	CO1	and the second s
		The second secon		
A, B, & C. When t equivalent of 0, 1, the input, and wh		binary inputs are corresponding to decimal or 3, then the binary outputs are 2 greater than the binary inputs are corresponding to decimal or 7, then the binary outputs are 2 less than the	CO2	[5]
ga	Design a combinational circuit using only 2-input XOR and OR gates which takes 4-bit binary data as input (A3A2A1A0) and generates the output data (B3B2B1B0) which is the 2's complement of the input.		CO2	
Q.4 Di	Draw and explain a combined 4-bit Adder/Subtractor block using full adders and X-NOR gates only.		CO2	[5]
		Or	w.Zjest	
Wah	What is the difference between "Ripple carry adder" and "Lookhead carry adder"? Explain with the help of circuit diagram.		CO2	